

## 32-bit Microcontrollers

CMOS

# FR60 MB91313A Series

## MB91F313A

### ■ DESCRIPTION

The FR family\* is a line of microcontrollers based on a high-performance 32-bit RISC CPU that contains a variety of built-in I/O resources for embedded control applications which require high-performance, high-speed CPU processing.

MB91313A series has multiple communication macro channels, suitable for embedded control applications such as TV control.

\* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor Limited.

### ■ FEATURES

#### 1. FR CPU

- 32-bit RISC load/store architecture with a five-stage pipeline
- Operating frequency 33 MHz (oscillator frequency: 16.5 MHz; oscillator frequency multiplier: 2 (PLL clock multiplication method))
- 16-bit fixed length instructions (basic instructions)
- Instruction execution speed : 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions :  
Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi-load store instructions :  
Instructions supporting C language
- Register interlock functions : Facilitates assembly-language coding

(Continued)

For the information for microcontroller supports, see the following web site.

<http://edevic.fujitsu.com/micom/en-support/>

# MB91313A Series

- On-chip multiplier supported at the instruction level
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- Harvard architecture enabling program access and data access to be executed simultaneously
- Instruction prefetch feature implemented using a 4-word queue in the CPU
- Instruction compatible with the FR family

## 2. Simple External Bus Interface

- Function as an 8-bit or 16-bit multiplexed bus through programmatic settings
- Operating frequency : Max 16.5 MHz
- Multiplexed I/O for 8/16-bit data/address
- Capable of chip-select signal output for 4 completely independent areas configurable in minimum units of 64 Kbytes
- Basic bus cycle : 3 cycles
- Automatic wait cycle generation function to be programmed for each area
- Unused data/address/control signal pins can serve as general-purpose I/O

## 3. Built-in Memory

Flash : 544 Kbytes, RAM : 32 Kbytes

## 4. DMAC (DMA Controller)

- 5 channels
- Two transfer sources : Internal peripheral/software
- Addressing modes : 20/24-bit address selectable (increment/decrement/fix)
- Transfer modes : Burst transfer/step transfer/block transfer
- Transfer data size : Selectable from 8, 16, or 32 bits

## 5. Bit Search Module (for REALOS)

Function to search from the MSB (most significant bit) for the position of the first "0", "1", or changed bit in a word

## 6. 16-bit Reload Timer (Including 1 Channel for REALOS)

- 6 channels
- Internal clock: Frequency division selectable from 2, 8, and 32

*(Continued)*

## 7. Multifunction Serial Interface

- 11 channels
- Full duplex double buffer
- Communication mode : Asynchronous (start-stop synchronization) communication, clock synchronous communication (8.25 Mbps Max), I<sup>2</sup>C standard mode (100 kbps Max), high-speed mode (400 kbps Max)
- Parity on/off selectable
- Baud rate generators for each channel
- Extensive error detection functions : Parity, frame, and overrun
- External clock can be used as transfer clock
- Ch.0 to ch.2 : DMA transfers/each equipped with a pair of 16-byte transmit and receive FIFOs
- Ch.8 to ch.10 : 5 V tolerant
- Ch.8 : Open drain outputs
- I<sup>2</sup>C bridge function (bridges between channels 0, 1, and 2)
- SPI mode

## 8. Interrupt Controller

- External interrupt lines: Total of 24 lines (INT23 to INT0)
- Interrupts from internal peripherals
- Programmable 16 priority levels
- Capable of using wakeup from STOP mode

## 9. 10-bit A/D Converter

- 10 channels
- Successive approximation type : Conversion time : About 7.94  $\mu$ s
- Conversion mode : Single-shot conversion mode, scan conversion mode
- Activation sources : Software/external trigger

## 10. PPG

- 4 channels
- 16-bit down counter, 16-bit data register with cycle setting buffer
- Internal clock : Frequency division selected from 1, 4, 16, and 64
- Support for automatic cycle setting by DMA transfer
- Function for supporting remote control transmission
- Open drain outputs

## 11. PWC

- 1 channel (1 input)
- 16-bit up counter
- Simple digital lowpass filter

## 12. Multifunction Timer

- 4 channels
- Lowpass filter eliminating noise below a pre-set clock frequency
- Capable of pulse width measurement using seven types of clock signals
- Pin input event count function
- Interval timer function using seven types of clock signals and external input clock
- Internal HSYNC counter mode

(Continued)

(Continued)

## 13. HDMI-CEC / Remote Control Receiver

- 2 channels
- HDMI-CEC receiver function (with automatic ACK response function)
- Remote control receiver function (built-in 4-byte receive buffer)

## 14. Other Interval Timers

- Watch timer (32 kHz, counts up to a maximum of 60 seconds)
- Watchdog timer

## 15. I/O Ports


Max 86 ports

## 16. Other Features

- Internal oscillator circuit as a clock source
- INITX provided as a reset pin
- Watchdog timer reset and software reset are available
- Stop and sleep modes supported as low-power consumption modes
- Gear function
  - Time-base timer
  - 5 V tolerant I/O (some pins)
- Package LQFP-120, 0.50 mm pitch, 16.0 mm × 16.0 mm
- CMOS technology (0.18μm)
- Power supply voltage 3.3 V ± 0.3 V, 1.8 V ± 0.15 V dual power supply

## PIN ASSIGNMENT

(TOP VIEW)



(FPT-120P-M21)

# MB91313A Series

## ■ PIN DESCRIPTION

Pin no.	Pin name	I/O circuit type*1	Description
1	VSS	—	GND pin
2	VDDI	—	1.8 V power supply pin
3	P23	D	General-purpose port
	SIN1		Serial data input pin
4	P24	L	General-purpose port
	SOT1/SDA1 (I <sup>2</sup> C bridge)		Serial data output pin/I <sup>2</sup> C data I/O pin
5	P25	L	General-purpose port
	SCK1/SCL1 (I <sup>2</sup> C bridge)		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
6	P26	D	General-purpose port
	SIN2		Serial data input pin
7	P27	L	General-purpose port
	SOT2/SDA2 (I <sup>2</sup> C bridge)		Serial data output pin/I <sup>2</sup> C data I/O pin
8	P30	L	General-purpose port
	SCK2/SCL2 (I <sup>2</sup> C bridge)		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
9	P31	D	General-purpose port
	TOT0		Reload timer output pin
10	P32	D	General-purpose port
	TOT1		Reload timer output pin
11	P33	D	General-purpose port
	TOT2		Reload timer output pin
12	P34	D	General-purpose port
	TIN0		Event input pin for reload timer
13	P35	D	General-purpose port
	TIN1		Event input pin for reload timer
14	P36	D	General-purpose port
	TIN2		Event input pin for reload timer
15	P37	D	General-purpose port
	RIN		PWC input pin
16	P40	B	General-purpose port
	TMO0		Multifunction timer output pin
	INT16		External interrupt request input pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
17	P41	B	General-purpose port
	TMO1		Multifunction timer output pin
	INT17		External interrupt request input pin
18	P42	B	General-purpose port
	TMO2		Multifunction timer output pin
	INT18		External interrupt request input pin
19	P43	B	General-purpose port
	TMO3		Multifunction timer output pin
	INT19		External interrupt request input pin
20	P44	B	General-purpose port
	TMI0		Multifunction timer input pin
	INT20		External interrupt request input pin
21	P45	B	General-purpose port
	TMI1		Multifunction timer input pin
	INT21		External interrupt request input pin
	SIN10		Serial data input pin
22	P46	B	General-purpose port
	TMI2		Multifunction timer input pin
	INT22		External interrupt request input pin
	SOT10/SDA10		Serial data output pin/I <sup>2</sup> C data I/O pin
23	P47	B	General-purpose port
	TMI3		Multifunction timer input pin
	INT23		External interrupt request input pin
	SCK10/SCL10		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
24	P60	C	General-purpose port
	TOT3		Reload timer output pin
	TRG2		PPG trigger input pin
25	P61	C	General-purpose port
	TOT4		Reload timer output pin
	TRG3		PPG trigger input pin
26	P62	C	General-purpose port
	TOT5		Reload timer output pin
	RDY		External ready input pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
27	P63	C	General-purpose port
	TIN3		Event input pin for reload timer
	CLK		External clock output pin
28	P64	C	General-purpose port
	TIN4		Event input pin for reload timer
29	P65	C	General-purpose port
	TIN5		Event input pin for reload timer
30	VDDE	—	3.3 V power supply pin
31	VSS	—	GND pin
32	PF0	B	General-purpose port
	RCIN0		HDMI-CEC / Remote control 0 I/O pin
33	PF1	B	General-purpose port
	RCIN1		HDMI-CEC / Remote control 1 I/O pin
34	PF2	D	General-purpose port
	RCACK0		HDMI-CEC / Remote control 0 ACK output pin
35	PF3	D	General-purpose port
	RCACK1		HDMI-CEC / Remote control 1 ACK output pin
36	PF4	D	General-purpose port
37	PF5	D	General-purpose port
38	PF6	D	General-purpose port
39	PF7	D	General-purpose port
40	VDDE	—	3.3 V power supply pin
41	VSS	—	GND pin
42	AVSS	—	A/D converter GND pin
43	AVRH	—	A/D converter reference voltage pin
44	AVCC	—	A/D converter power supply pin
45	PD0	L	General-purpose port
	AN0		A/D converter analog input pin
46	PD1	L	General-purpose port
	AN1		A/D converter analog input pin
47	PD2	L	General-purpose port
	AN2		A/D converter analog input pin
48	PD3	L	General-purpose port
	AN3		A/D converter analog input pin
49	PD4	L	General-purpose port
	AN4		A/D converter analog input pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
50	PD5	L	General-purpose port
	AN5		A/D converter analog input pin
51	PD6	L	General-purpose port
	AN6		A/D converter analog input pin
52	PD7	L	General-purpose port
	AN7		A/D converter analog input pin
53	PE0	L	General-purpose port
	AN8		A/D converter analog input pin
	INT0		External interrupt request input pin
54	PE1	L	General-purpose port
	AN9		A/D converter analog input pin
	PPG0*2		PPG output pin
	INT1		External interrupt request input pin
55	PE2	B	General-purpose port
	PPG1*2		PPG output pin
	INT2		External interrupt request input pin
	ATRG		A/D converter trigger input pin
56	PE3	B	General-purpose port
	PPG2*2		PPG output pin
	INT3		External interrupt request input pin
57	VDDE	—	3.3 V power supply
58	INITX	G	Initial reset pin
59	X0A	A	Sub clock input pin
60	X1A	A	Sub clock output pin
61	VSS	—	GND pin
62	X1	A	Main clock output pin
63	X0	A	Main clock input pin
64	VDDI	—	1.8 V power supply pin
65	MD0	F	Mode pin
66	MD1	F	Mode pin
67	MD2	F	Mode pin
68	PE4	B	General-purpose port
	PPG3*2		PPG output pin
	INT4		External interrupt request input pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
69	PE5	B	General-purpose port
	SIN8		Serial data input pin
	INT5		External interrupt request input pin
70	PE6	B	General-purpose port
	SOT8/SDA8		Serial data output pin/I <sup>2</sup> C data I/O pin
	INT6		External interrupt request input pin
71	PE7	B	General-purpose port
	SCK8/SCL8		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
	INT7		External interrupt request input pin
72	PC0	B	General-purpose port
	SIN9		Serial data input pin
73	PC1	B	General-purpose port
	SOT9/SDA9		Serial data output pin/I <sup>2</sup> C data I/O pin
74	PC2	B	General-purpose port
	SCK9/SCL9		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
75	PC3	B	General-purpose port
76	PC4	B	General-purpose port
	PPGA		PPG output pin
77	PC5	B	General-purpose port
	PPGB		PPG output pin
78	PC6	B	General-purpose port
	TRG0		PPG trigger input pin
79	PC7	B	General-purpose port
	TRG1		PPG trigger input pin
80	TRSTX	G	Development tool reset pin
81	ICD0	K	Development tool data pin
82	ICD1	K	Development tool data pin
83	ICD2	K	Development tool data pin
84	ICD3	K	Development tool data pin
85	ICS0	H	Development tool status pin
86	ICS1	H	Development tool status pin
87	ICS2	H	Development tool status pin
88	ICLK	H	Development tool clock pin
89	IBREAK	I	Development tool break pin
90	VDDE	—	3.3 V power supply pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
91	VSS	—	GND pin
92	VDDI	—	1.8 V power supply pin
93	P00	O	General-purpose port
	AD00		External address/data bus I/O pin
	SIN3		Serial data input pin
	INT8		External interrupt request input pin
94	P01	O	General-purpose port
	AD01		External address/data bus I/O pin
	SOT3/SDA3		Serial data output pin/I <sup>2</sup> C data I/O pin
	INT9		External interrupt request input pin
95	P02	O	General-purpose port
	AD02		External address/data bus I/O pin
	SCK3/SCL3		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
	INT10		External interrupt request input pin
96	P03	O	General-purpose port
	AD03		External address/data bus I/O pin
	SIN4		Serial data input pin
	INT11		External interrupt request input pin
97	P04	O	General-purpose port
	AD04		External address/data bus I/O pin
	SOT4/SDA4		Serial data output pin/I <sup>2</sup> C data I/O pin
	INT12		External interrupt request input pin
98	P05	O	General-purpose port
	AD05		External address/data bus I/O pin
	SCK4/SCL4		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
	INT13		External interrupt request input pin
99	P06	O	General-purpose port
	AD06		External address/data bus I/O pin
	SIN5		Serial data input pin
	INT14		External interrupt request input pin
100	P07	O	General-purpose port
	AD07		External address/data bus I/O pin
	SOT5/SDA5		Serial data output pin/I <sup>2</sup> C data I/O pin
	INT15		External interrupt request input pin

(Continued)

# MB91313A Series

Pin no.	Pin name	I/O circuit type*1	Description
101	P10	O	General-purpose port
	AD08		External address/data bus I/O pin
	SCK5/SCL5		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
102	P11	O	General-purpose port
	AD09		External address/data bus I/O pin
	SIN6		Serial data input pin
103	P12	O	General-purpose port
	AD10		External address/data bus I/O pin
	SOT6/SDA6		Serial data output pin/I <sup>2</sup> C data I/O pin
104	P13	O	General-purpose port
	AD11		External address/data bus I/O pin
	SCK6/SCL6		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
105	P14	O	General-purpose port
	AD12		External address/data bus I/O pin
	SIN7		Serial data input pin
106	P15	O	General-purpose port
	AD13		External address/data bus I/O pin
	SOT7/SDA7		Serial data output pin/I <sup>2</sup> C data I/O pin
107	P16	O	General-purpose port
	AD14		External address/data bus I/O pin
	SCK7/SCL7		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
108	P17	O	General-purpose port
	AD15		External address/data bus I/O pin
	P50		C
CS0X	External chip select pin		
PPG0*2	PPG output pin		
110	P51	C	General-purpose port
	CS1X		External chip select pin
	PPG1*2		PPG output pin
111	P52	C	General-purpose port
	CS2X		External chip select pin
	PPG2*2		PPG output pin
112	P53	C	General-purpose port
	CS3X		External chip select pin
	PPG3*2		PPG output pin
113	P54	C	General-purpose port
	ASX		External address strobe output pin

(Continued)

(Continued)

Pin no.	Pin name	I/O circuit type*1	Description
114	P55	C	General-purpose port
	RDX		External read strobe output pin
115	P56	C	General-purpose port
	WR0X		External data bus write strobe output pin
116	P57	C	General-purpose port
	WR1X		External data bus write strobe output pin
117	P20	D	General-purpose port
	SIN0		Serial data input pin
118	P21	L	General-purpose port
	SOT0/SDA0 (I <sup>2</sup> C bridge)		Serial data output pin/I <sup>2</sup> C data I/O pin
119	P22	L	General-purpose port
	SCK0/SCL0 (I <sup>2</sup> C bridge)		Serial communication clock I/O pin/I <sup>2</sup> C clock I/O pin
120	VDDE	—	3.3 V power supply pin

\*1 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".





\*2 : For PPG0, PPG1, PPG2, PPG3 on pins 54, 55, 56, 68, and on pins 109, 110, 111, 112 respectively, select and use each one of them via PFR. For the PFR, refer to "CHAPTER 4 I/O PORTS" in the hardware manual.

# MB91313A Series

## ■ I/O CIRCUIT TYPE




Type	Circuit type	Remarks
A	<p>X1, X1A</p> <p>X0, X0A</p> <p>Standby control</p> <p>Clock input</p>	<p>Oscillator circuit</p> <p>Internal feedback resistance X0 : 1 MΩ</p> <p>X0A : No</p>
B	<p>P-ch</p> <p>Digital output</p> <p>Digital output</p> <p>N-ch</p> <p>Digital input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li><math>V_{IH} = 0.7 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• 5 V tolerant</li> </ul>
C	<p>Pull-up control</p> <p>P-ch</p> <p>Digital output</p> <p>Digital output</p> <p>N-ch</p> <p>Digital input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li><math>V_{IH} = 0.8 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• With pull-up control</li> <li>• With pull-up resistance (33 kΩ)</li> </ul>

(Continued)

Type	Circuit type	Remarks
D	 <p>Diagram description: A CMOS output stage consisting of a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The gates of both transistors are connected to a common input node. The source of the P-ch transistor is connected to V<sub>DD</sub>, and the source of the N-ch transistor is connected to ground. The drains of both transistors are connected to a common output node. This output node is also connected to a pull-up resistor and a digital input. A standby control signal is connected to the input of a NAND gate, which also receives the digital input signal.</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input <math>V_{IH} = 0.8 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• Without pull-up resistance</li> </ul>
F	 <p>Diagram description: A CMOS output stage consisting of a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The gates of both transistors are connected to a common input node. The source of the P-ch transistor is connected to V<sub>DD</sub>, and the source of the N-ch transistor is connected to ground. The drains of both transistors are connected to a common output node. This output node is also connected to a pull-up resistor and a digital input through an inverter.</p>	<ul style="list-style-type: none"> <li>• CMOS level input</li> <li>• Without standby control</li> </ul>
G	 <p>Diagram description: A CMOS output stage consisting of two P-channel MOSFETs (P-ch) and one N-channel MOSFET (N-ch). The gates of the two P-ch transistors are connected to a common input node. The source of the N-ch transistor is connected to ground. The drains of the two P-ch transistors and the drain of the N-ch transistor are connected to a common output node. This output node is also connected to a pull-up resistor and a digital input through an inverter.</p>	<ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• With pull-up resistance</li> </ul>
H	 <p>Diagram description: A CMOS output stage consisting of a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The gates of both transistors are connected to a common input node. The source of the P-ch transistor is connected to V<sub>DD</sub>, and the source of the N-ch transistor is connected to ground. The drains of both transistors are connected to a common output node. This output node is also connected to a pull-up resistor and a digital output.</p>	<p>CMOS level output</p>


(Continued)

# MB91313A Series

Type	Circuit type	Remarks
I		<ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• With pull-down resistance</li> <li>• Without standby control</li> </ul>
K		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level input</li> <li>• Without standby control</li> <li>• With pull-down resistance</li> </ul>
L		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With standby control</li> <li>• Analog input with switch</li> </ul>

(Continued)

(Continued)

Type	Circuit type	Remarks
○	 <p>The diagram shows a CMOS output pin configuration. A pull-up resistor is connected to the output node. The output node is driven by a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-channel MOSFET is controlled by a 'Pull-up control' signal. The output node is also connected to two logic gates: a Port input and a Resource input, and an External bus input. A 'Standby control' signal is connected to the gates. Labels include: Pull-up control, P-ch, Digital output, N-ch, Standby control, Port input, Resource input, and External bus input.</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS input (external bus interface) CMOS level hysteresis input (port, resource) <math>V_{IH} = 0.8 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• With pull-up control</li> <li>• With pull-up resistance (33 kΩ)</li> </ul>

## ■ HANDLING DEVICES

- Preventing latch-up

Latch-up may occur in a CMOS IC if a voltage higher than  $V_{DDE}$  or  $V_{DDI}$ , or less than  $V_{SS}$  is applied to an input or output pin or if a voltage exceeding the rating is applied between  $V_{DDE}$  and  $V_{SS}$ , or  $V_{DDI}$  and  $V_{SS}$ . If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

- Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

- Power supply pins

In MB91313A series, devices including multiple of  $V_{DDE}$  pins,  $V_{DDI}$  pins and  $V_{SS}$  pins are designed as follows; pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. All of the power supply pin and GND pin must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the  $V_{DDE}$  pins,  $V_{DDI}$  pins and  $V_{SS}$  pins of the MB91313A series must be connected to the current supply source via a low impedance. It is also recommended to connect a ceramic capacitor of approximately 0.1  $\mu\text{F}$  as a bypass capacitor between  $V_{DDE}$  pins,  $V_{DDI}$  pins and  $V_{SS}$  pins near this device.

- Crystal oscillator circuit

Noise in proximity to the X0 and X1 (X0A, X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator, as well as bypass capacitors connected to ground, are located near the device and ground.

It is recommended that the printed circuit board artwork be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation.

Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.

- Mode pins (MD0 to MD2)

When using mode pins, connect them directly to power supply pin or GND pin. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and power supply pin or GND pin on the printed circuit board as possible and connect them with low impedance.

- Operation at power-on

Ensure that the INITX pin is reset and the settings are initialized (INIT) immediately after the power is turned on.

Maintain the "L" level input to the INITX pin during the stabilization wait time immediately after the power on to ensure the stabilization wait time as required by the oscillator circuit (the stabilization wait time is reset to the minimum value when INIT is asserted using the INITX pin).

- Note on oscillator input at power-on

At power-on, ensure that the clock is input until the oscillator stabilization wait time has elapsed.

- Notes on the turning on/off VDDI pin (1.8 V internal power supply) and VDDE pin (3.3 V external pin power supply)

Do not apply only VDDE pin (external power supply) voltage continuously (more than one minute) while the VDDI pin (internal power supply) is disconnected as it will adversely affect the reliability of the LSI.

When the VDDE pin (external power supply) returns from the off state to the on state, the circuit may not be able to maintain its internal state, for example, due to power supply noise.

---

Power on    VDD pin (internal power supply) → VDDE pin (external power supply) → Analog → Signal

---

Power off    Signal → Analog → VDDE pin (external power supply) → VDDI pin (internal power supply)

---


Turning on/off these power supplies (VDDI/Analog/VDDE) simultaneously causes no problem.

When the power is turned on, the states of the output pins may remain undefined until the internal power supply becomes stable.

- Notes on using an external clock


When using the external clock as a general rule you should simultaneously supply X0 (X0A) and X1 (X1A) pins. And also, the clock signal to X0 (X0A) should be supplied a clock signal with the reverse phase to X1 (X1A) pins. However, in this case the stop mode (oscillation stop mode) must not be used (This is because the X1 (X1A) pin stops at "H" output in STOP mode). Furthermore, supply a clock to X0 (X0A) pin only if the device is operating in less than 12.5 MHz.

## Using an External Clock (Normal Method)



Cannot be used in STOP mode (oscillation stop mode).

## Using an External Clock (available at 12.5 MHz or less)




Note : When operating at a frequency of 10 MHz, the delay between the X0 (X0A) and X1 signals should be less than 15 ns.

# MB91313A Series

- AVCC pin

The MB91313A series has a built-in A/D converter. A capacitor of approximately 0.1 $\mu$ F must be connected between the AVCC pin and AVSS pin.



- Notes when not using the emulator

To operate the evaluation MCU on the user system without connecting the emulator, treat each input pin on the evaluation MCU connected to the emulator interface on the user system as shown below.

Note that switching circuits or other measures may be needed on the user system.

#### Emulator Interface Pin Treatment

Evaluation MCU Pin Name	Pin Connection
TRSTX	Connect to the reset output circuit on the user system.
INITX	Connect to the reset output circuit on the user system.
Other Pins	Open

- Notes on selecting PLL clocks

If the crystal oscillator is disconnected or the clock input stops while the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit within the PLL. However, this operation is not guaranteed.

## ■ RESTRICTIONS

### 1) Clock control block

When an "L" level is input to the INITX pin, ensure that it is maintained for the duration of the oscillation stabilization wait time.

### 2) Bit Search Module

The bit search data register for 0-detection (BSD0), bit search data register for 1-detection (BSD1), and bit search data register for change point detection (BSDC) can be accessed in word.

### 3) I/O Ports

Ports can only be accessed in byte.

### 4) Low Power Consumption Mode

- To place the device in standby mode, use the synchronous standby mode (set with bit 8 (SYNCS bit) of the timebase counter control register, TBCR) and be sure to use the following sequence :

```
(LDI#value_of_standby, r0) ; value_of_standby is the data to write to STCR
(LDI#_STCR, R12)          ; _STCR is the address of STCR (481H)
STB   R0, @R12             ; Write to the standby control register (STCR)
LDUB  @R12, R0            ; Read STCR for synchronous standby
LDUB  @R12, R0            ; Perform an additional dummy read of STCR
NOP                                     ; 5 × NOP for timing adjustment
NOP
NOP
NOP
NOP
```

- Do not perform any of the following actions when using the monitor debugger.
  - Set a breakpoint within the sequence of instructions shown above
  - Perform step execution of the sequence of instructions shown above

## 5) Notes on the PS register

Some instructions write to the PS register in advance before executing. When a debugger is being used, execution may break within an interrupt handler routine, or the values of the flags within the PS register may be updated due to exception processing. However, the microcontroller is designed to reprocess correctly after returning from the EIT, and to execute before and after the EIT proceeds according to the specifications.

- In any following situation, the previous instructions before a DIV0U or DIV0S instruction may take the processing in (1) to (3).
  - A user interrupt or NMI is accepted
  - Step execution is performed
  - A break occurs due to a data event or by being selected from the emulator menu
  - (1) The D0 and D1 flags are updated in advance.
  - (2) The EIT handling routine (user interrupt/NMI or emulator) is executed.
  - (3) Upon returning from the EIT, the DIV0U or DIV0S instruction is executed and the D0/D1 flags are updated back to the same value as in step (1).
- If any of the OR CCR, ST ILM, or MOV Ri, PS instructions are executed to enable a user interrupt or NMI interrupt source when that interrupt has occurred, the following operation will be performed.
  - (1) The PS register is updated in advance.
  - (2) The EIT handling routine (user interrupt/NMI or emulator) is executed.
  - (3) Upon returning from the EIT, the above instructions are executed and the PS registers are updated back to the same value as in step (1).

## 6) Watchdog timer

The watchdog timer has a function to monitor the program to check that it delays a reset within a certain period of time, and resets the CPU if the program runs out of control and fails to delay the reset. Once the watchdog timer has been enabled, it keeps running until reset. As an exception, the reset is automatically delayed in conditions where the execution of the CPU program stops. It is possible that the watchdog timer will not be triggered if these conditions arise as a result of the system running out of control. In that case, please reset (INIT) using the external INITX pin.

## 7) Notes on using the A/D converter


Do not supply a voltage higher than the VDDE pin to the AVCC pin.

## 8) Software reset in synchronous mode

When using the software reset in synchronous mode, the following two conditions should be satisfied before setting the SRST bit in STCR (standby control register) to "0".

- The interrupt enable flag (I-Flag) is set to interrupts disabled (I-Flag = 0) .
- The NMI is not being used.

## ■ BLOCK DIAGRAM



## ■ CPU AND CONTROL UNIT

### Internal architecture

The FR family of CPUs is a line of high-performance cores providing advanced instructions for embedded applications based on the RISC architecture.

### 1. Features


- RISC architecture Basic instructions : Execute at one instruction per cycle
- 32-bit architecture
  - General purpose registers : 32 bits × 16
- 4 Gbytes of linear memory space
- Built-in multiplier
  - 32-bit × 32-bit multiplication : 5 cycles
  - 16-bit × 16-bit multiplication : 3 cycles
- Enhanced interrupt servicing
  - High-speed response (6 cycles)
  - Multi-level interrupt support
  - Level mask feature (16 levels)
- Enhanced I/O manipulation instructions
  - Memory-to-memory transfer instructions
  - Bit manipulation instructions
- Basic instruction word length : 16 bits
- Lower-power consumption
  - Sleep mode/stop mode
  - Gear function

## 2. Internal architecture

The FR family of CPUs uses a Harvard architecture in which the instruction bus and data bus are separated.


A 32-bit ↔ 16-bit bus converter is connected to the 32-bit bus (F-bus) to provide an interface between the CPU and peripheral resources.

A Harvard ↔ Princeton bus converter is connected to both of the I-bus and D-bus, providing an interface between the CPU and the bus controller.




# MB91313A Series

## 3. Programming model



## 4. Register

- General-purpose registers



Registers R0 to R15 are general-purpose registers. These registers are used as the accumulator and memory access pointers in CPU operations.

Of these 16 registers, the registers listed below are intended for special applications, for which some instructions are enhanced.


- R13 : Virtual accumulator (AC)
- R14 : Frame pointer (FP)
- R15 : Stack pointer (SP)

The initial values of R0 to R14 after a reset are indeterminate. R15 is initialized to 00000000H (SSP value).

- PS (Program Status)


This register holds the program status and is divided into the ILM, SCR, and CCR.

All undefined bits are reserved bits. Reading these bits always returns "0". Writing to them has no effect.




# MB91313A Series

## • CCR (Condition Code Register)



- S : Stack flag
- I : Interrupt Enable flag
- N : Negative flag
- Z : Zero flag
- V : Overflow flag
- C : Carrying flag

## • SCR (System Condition Code Register)



D1, D0 : Flag for step division


This flag stores interim data during execution of step multiplication.

T : Step trace trap flag

This flag indicates whether the step trace trap is enabled or disabled.

The step trace trap function is used by emulators. This function therefore cannot be used within a user program when an emulator is being used.


## • ILM (Interrupt Level Mask Register)



This register stores the value of the interrupt level mask, with the value stored in the ILM used as the interrupt level mask.


The register is initialized to "01111<sub>B</sub>" on reset.

- PC (Program Counter)




The program counter indicates the address of the instruction that is being executed.  
The initial value on reset is undefined.

- TBR (Table Base Register)




The table base register stores the starting address of the vector table used for EIT processing.  
The initial value on reset is 000FFC00H.

- RP (Return Pointer)



The return pointer stores the address to return from a subroutine.  
When the CALL instruction is executed, the value of the PC is transferred to the RP register.  
When the RET instruction is executed, the value of the RP is transferred to the PC register.  
The initial value on reset is undefined.


- SSP (System Stack Pointer)



The SSP is the system stack pointer.  
The SSP functions as R15 when the S flag is "0".  
The SSP can be explicitly specified. The SSP is also used as the stack pointer that specifies the stack for saving the PS and PC when an EIT event occurs.  
The initial value after a reset is 00000000H.

# MB91313A Series

- USP (User Stack Pointer)



The USP is the user stack pointer.


The USP functions as R15 when the S flag is “1”.

The USP can be explicitly specified.

The initial value after a reset is indeterminate.

This pointer cannot be used by the RETI instruction.

- MDH, MDL (Multiplication and Division Registers)



The multiplication and division registers are each 32 bits in length.

The default value at reset is undefined.

## ■ MEMORY SPACE

### 1. Memory space

The FR family has 4 Gbytes of logical address space ( $2^{32}$  addresses) linearly accessible to the CPU.

#### Direct Addressing Areas

The following areas in the address space are used as I/O areas.

These areas are called direct addressing areas. The addresses of operands in these areas can be specified directly within some instructions.

The direct addressing area varies depending on the size of data to be accessed as follows :

- Byte data access : 000H to 0FFH
- Half word data access : 000H to 1FFH
- Word data access : 000H to 3FFH

### 2. Memory Map

	Single chip mode	Internal ROM external bus mode	
00000000H	I/O	I/O	] Direct addressing area Refer to "■ I/O MAP".
00000400H	I/O	I/O	
00010000H	Access prohibited	Access prohibited	
00038000H	Internal RAM 32 Kbytes	Internal RAM 32 Kbytes	
00040000H	Access prohibited	Access prohibited	
00050000H		External area	
00078000H	Internal Flash 544 Kbytes	Internal Flash 544 Kbytes	
00100000H	Access prohibited	Access prohibited	
00200000H	Access prohibited	External area	
007FFFFFFH	Access prohibited	Access prohibited	
FFFFFFFFH		Access prohibited	

# MB91313A Series

## ■ I/O MAP

The following table shows the correspondence between the memory space area and each of the peripheral resource registers.

[How to read the table]

Address	Register				Block
	+0	+1	+2	+3	
000000H	PDR0 [R/W] XXXXXXXX	PDR1 [R/W] XXXXXXXX	PDR2 [R/W] XXXXXXXX	PDR3 [R/W] XXXXXXXX	T-unit Port data register

Read/Write attribute

Initial value after a reset

Register name (First-column register at address 4n; second-column register at address 4n + 1)

Location of left-most register (When using word access, the register in column 1 is in the MSB side of the data.)

Note : The bit values in the register represent the following initial values :

- "1" : Initial value "1"
- "0" : Initial value "0"
- "X" : Initial value "Undefined"
- "-" : No physical register at this location

Access is prohibited for data access attributes that are not listed.

# MB91313A Series

Address	Register				Block
	0	1	2	3	
00000H	PDR0 [R/W] XXXXXXXX	PDR1 [R/W] XXXXXXXX	PDR2 [R/W] XXXXXXXX	PDR3 [R/W] XXXXXXXX	Port data register
00004H	PDR4 [R/W] XXXXXXXX	PDR5 [R/W] XXXXXXXX	PDR6 [R/W] --XXXXXX	Reserved	
00008H	Reserved				
0000CH	PDRC [R/W] XXXXXXXX	PDRD [R/W] XXXXXXXX	PDRE [R/W] XXXXXXXX	PDRF [R/W] XXXXXXXX	
00010H to 0001CH	Reserved				Reserved
00020H	ADCTH[R/W] 00000000	ADCTL[R/W] 00000000	ADCH[R/W] 00000000 00000000		10-bit A/D converter
00024H	ADAT0[R] XXXXXX00 00000000		ADAT1[R] XXXXXX00 00000000		
00028H	ADAT2[R] XXXXXX00 00000000		ADAT3[R] XXXXXX00 00000000		
0002CH	ADAT4[R] XXXXXX00 00000000		ADAT5[R] XXXXXX00 00000000		
00030H	ADAT6[R] XXXXXX00 00000000		ADAT7[R] XXXXXX00 00000000		
00034H	ADAT8[R] XXXXXX00 00000000		ADAT9[R] XXXXXX00 00000000		
00038H, 0003CH	Reserved				
00040H	EIRR0 [R/W] 00000000	ENIR0 [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		External interrupt 0 to 7
00044H	DICR [R/W] -----0	HRCL [R, R/W] ---11111	Reserved		Delayed/I-unit
00048H	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload timer 0
0004CH	Reserved		TMCSR0 [R, R/W] 00000000 00000000		
00050H	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload timer 1
00054H	Reserved		TMCSR1 [R, R/W] 00000000 00000000		
00058H	TMRLR2 [W] XXXXXXXX XXXXXXXX		TMR2 [R] XXXXXXXX XXXXXXXX		Reload timer 2
0005CH	Reserved		TMCSR2 [R, R/W] 00000000 00000000		

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000060 <sub>H</sub>	SCR0 [R, R/W] 0--00000	SMR0 [W, R/W] 000-0000	SSR0 [R, R/W] 0-000011	ESCR0 [R/W] --000000	Multifunction serial interface 0 FIFO 0
000064 <sub>H</sub>	RDR0/TDR0 [R/W] ----- 00000000 : RDR0 ----- 11111111 : TDR0		BGR01 [R/W] 00000000	BGR00 [R/W] 00000000	
000068 <sub>H</sub>	ISMK0 [R/W] 01111110	IBSA [R/W] 00000000	FCR01 [R/W] 00-00100	FCR00 [R/W] 00000000	
00006C <sub>H</sub>	FBYTE01 [R/W] 00000000	FBYTE00 [R/W] 00000000	Reserved		
000070 <sub>H</sub>	SCR1 [R, R/W] 0--00000	SMR1 [W, R/W] 000-0000	SSR1 [R, R/W] 0-000011	ESCR1 [R/W] --000000	Multifunction serial interface 1 FIFO 1
000074 <sub>H</sub>	RDR1/TDR1 [R/W] ----- 00000000 : RDR1 ----- 11111111 : TDR1		BGR11 [R/W] 00000000	BGR10 [R/W] 00000000	
000078 <sub>H</sub>	ISMK1 [R/W] 01111110	IBSA1 [R/W] 00000000	FCR11 [R/W] 00-00100	FCR10 [R/W] 00000000	
00007C <sub>H</sub>	FBYTE11 [R/W] 00000000	FBYTE10 [R/W] 00000000	Reserved		
000080 <sub>H</sub>	SCR2 [R, R/W] 0--00000	SMR2 [W, R/W] 000-0000	SSR2 [R, R/W] 0-000011	ESCR2 [R/W] --000000	Multifunction serial interface 2 FIFO 2
000084 <sub>H</sub>	RDR2/TDR2 [R/W] ----- 00000000 : RDR2 ----- 11111111 : TDR2		BGR21 [R/W] 00000000	BGR20 [R/W] 00000000	
000088 <sub>H</sub>	ISMK2 [R/W] 01111110	IBSA2 [R/W] 00000000	FCR21 [R/W] 00-00100	FCR20 [R/W] 00000000	
00008C <sub>H</sub>	FBYTE21 [R/W] 00000000	FBYTE20 [R/W] 00000000	Reserved		
000090 <sub>H</sub>	SCR3 [R, R/W] 0--00000	SMR3 [W, R/W] 000-0000	SSR3 [R, R/W] 0-000011	ESCR3 [R/W] --000000	Multifunction serial interface 3
000094 <sub>H</sub>	RDR3/TDR3 [R/W] ----- 00000000 : RDR3 ----- 11111111 : TDR3		BGR31 [R/W] 00000000	BGR30 [R/W] 00000000	
000098 <sub>H</sub>	ISMK3 [R/W] 01111110	IBSA3 [R/W] 00000000	Reserved		
00009C <sub>H</sub>	Reserved				
0000A0 <sub>H</sub>	SCR4 [R, R/W] 0--00000	SMR4 [W, R/W] 000-0000	SSR4 [R, R/W] 0-000011	ESCR4 [R/W] --000000	Multifunction serial interface 4
0000A4 <sub>H</sub>	RDR4/TDR4 [R/W] ----- 00000000 : RDR4 ----- 11111111 : TDR4		BGR41 [R/W] 00000000	BGR40 [R/W] 00000000	
0000A8 <sub>H</sub>	ISMK4 [R/W] 01111110	IBSA4 [R/W] 00000000	Reserved		
0000AC <sub>H</sub>	Reserved				

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
0000B0 <sub>H</sub>	SCR5 [R, R/W] 0--00000	SMR5 [W, R/W] 000-0000	SSR5 [R, R/W] 0-000011	ESCR5 [R/W] --000000	Multifunction serial interface 5
0000B4 <sub>H</sub>	RDR5/TDR5 [R/W] ----- 00000000 : RDR5 ----- 11111111 : TDR5		BGR51 [R/W] 00000000	BGR50 [R/W] 00000000	
0000B8 <sub>H</sub>	ISMK5 [R/W] 01111110	IBSA5 [R/W] 00000000	Reserved		
0000BC <sub>H</sub>	Reserved				
0000C0 <sub>H</sub>	EIRR1 [R/W] 00000000	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		External inter- rupt 8 to 15
0000C4 <sub>H</sub>	EIRR2 [R/W] 00000000	ENIR2 [R/W] 00000000	ELVR2 [R/W] 00000000 00000000		External inter- rupt 16 to 23
0000C8 <sub>H</sub> , 0000CC <sub>H</sub>	Reserved				Reserved
0000D0 <sub>H</sub>	PWCCL[R/W] 0000--00	PWCCH[R/W] 00-00000	Reserved		PWC
0000D4 <sub>H</sub>	PWCD[R] XXXXXXXX XXXXXXXX		Reserved		
0000D8 <sub>H</sub>	PWCC2[R/W] 000-----	Reserved			
0000DC <sub>H</sub>	PWCUD[R/W] XXXXXXXX XXXXXXXX		Reserved		
0000E0 <sub>H</sub> to 0000EC <sub>H</sub>	Reserved				Reserved
0000F0 <sub>H</sub>	T0LPCR [R/W] -----000	T0CCR [R/W] 0-000000	T0TCR [R/W] 00000000	T0R [R/W] ---00000	Multifunction timer
0000F4 <sub>H</sub>	T0DRR [R/W] XXXXXXXX XXXXXXXX		T0CRR [R/W] XXXXXXXX XXXXXXXX		
0000F8 <sub>H</sub>	T1LPCR [R/W] -----000	T1CCR [R/W] 0-000000	T1TCR [R/W] 00000000	T1R [R/W] ---00000	
0000FC <sub>H</sub>	T1DRR [R/W] XXXXXXXX XXXXXXXX		T1CRR [R/W] XXXXXXXX XXXXXXXX		
000100 <sub>H</sub>	T2LPCR [R/W] -----000	T2CCR [R/W] 0-000000	T2TCR [R/W] 00000000	T2R [R/W] ---00000	
000104 <sub>H</sub>	T2DRR [R/W] XXXXXXXX XXXXXXXX		T2CRR [R/W] XXXXXXXX XXXXXXXX		
000108 <sub>H</sub>	T3LPCR [R/W] -----000	T3CCR [R/W] 0-000000	T3TCR [R/W] 00000000	T3R [R/W] ---00000	
00010C <sub>H</sub>	T3DRR [R/W] XXXXXXXX XXXXXXXX		T3CRR [R/W] XXXXXXXX XXXXXXXX		

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000110 <sub>H</sub>	TMODE [R/W] 00000000 00000000		Reserved		Multifunction timer
000114 <sub>H</sub> to 00011C <sub>H</sub>	Reserved				Reserved
000120 <sub>H</sub>	PDUT0[W] XXXXXXXX XXXXXXXX		PCSR0[W] XXXXXXXX XXXXXXXX		PPG0
000124 <sub>H</sub>	PTMR0[R] 11111111 11111111		PCNH0[R/W] 0000000-	PCNL0[R/W] 000000-0	
000128 <sub>H</sub>	PDUT1[W] XXXXXXXX XXXXXXXX		PCSR1[W] XXXXXXXX XXXXXXXX		PPG1
00012C <sub>H</sub>	PTMR1[R] 11111111 11111111		PCNH1[R/W] 0000000-	PCNL1[R/W] 000000-0	
000130 <sub>H</sub>	PDUT2[W] XXXXXXXX XXXXXXXX		PCSR2[W] XXXXXXXX XXXXXXXX		PPG2
000134 <sub>H</sub>	PTMR2[R] 11111111 11111111		PCNH2[R/W] 0000000-	PCNL2[R/W] 000000-0	
000138 <sub>H</sub>	PDUT3[W] XXXXXXXX XXXXXXXX		PCSR3[W] XXXXXXXX XXXXXXXX		PPG3
00013C <sub>H</sub>	PTMR3[R] 11111111 11111111		PCNH3[R/W] 0000000-	PCNL3[R/W] 000000-0	
000140 <sub>H</sub> , 000144 <sub>H</sub>	Reserved				Reserved
000148 <sub>H</sub>	TMRLR3 [W] XXXXXXXX XXXXXXXX		TMR3 [R] XXXXXXXX XXXXXXXX		Reload timer 3
00014C <sub>H</sub>	Reserved		TMCSR3 [R, R/W] 00000000 00000000		
000150 <sub>H</sub>	TMRLR4 [W] XXXXXXXX XXXXXXXX		TMR4 [R] XXXXXXXX XXXXXXXX		Reload timer 4
000154 <sub>H</sub>	Reserved		TMCSR4 [R, R/W] 00000000 00000000		
000158 <sub>H</sub>	TMRLR5 [W] XXXXXXXX XXXXXXXX		TMR5 [R] XXXXXXXX XXXXXXXX		Reload timer 5
00015C <sub>H</sub>	Reserved		TMCSR5 [R, R/W] 00000000 00000000		
000160 <sub>H</sub> to 00017C <sub>H</sub>	Reserved				Reserved

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000180 <sub>H</sub>	RCCR0 [R/W] 0---0000	RCST0 [R/W] 00000000	RCSHW0 [R/W] 00000000	RCDAHW0 [R/W] 00000000	HDMI-CEC / Remote control- ler 0
000184 <sub>H</sub>	RCDBHW0 [R/W] 00000000	Reserved	RCADR01 [R/W] 00000000	RCADR02 [R/W] 00000000	
000188 <sub>H</sub>	RCDT0HH [R] 00000000	RCDT0HL [R] 00000000	RCDT0LH [R] 00000000	RCDT0LL [R] 00000000	
00018C <sub>H</sub>	RCCKD0 [R/W] 00000000 00000000		Reserved		
000190 <sub>H</sub>	RCCR1 [R/W] 0---0000	RCST1 [R/W] 00000000	RCSHW1 [R/W] 00000000	RCDAHW1 [R/W] 00000000	HDMI-CEC / Remote control- ler 1
000194 <sub>H</sub>	RCDBHW1 [R/W] 00000000	Reserved	RCADR11 [R/W] 00000000	RCADR12 [R/W] 00000000	
000198 <sub>H</sub>	RCDT1HH [R] 00000000	RCDT1HL [R] 00000000	RCDT1LH [R] 00000000	RCDT1LL [R] 00000000	
00019C <sub>H</sub>	RCCKD1 [R/W] 00000000 00000000		Reserved		
0001A0 <sub>H</sub> to 0001AC <sub>H</sub>	Reserved				Reserved
0001B0 <sub>H</sub>	SCR6 [R, R/W] 0-00000	SMR6 [W, R/W] 000-0000	SSR6 [R, R/W] 0-000011	ESCR6 [R/W] --000000	Multifunction serial interface 6
0001B4 <sub>H</sub>	RDR6/TDR6 [R/W] ----- 00000000 : RDR6 ----- 11111111 : TDR6		BGR61 [R/W] 00000000	BGR60 [R/W] 00000000	
0001B8 <sub>H</sub>	ISMK6 [R/W] 01111110	IBSA6 [R/W] 00000000	Reserved		
0001BC <sub>H</sub>	Reserved				
0001C0 <sub>H</sub>	SCR7 [R, R/W] 0--00000	SMR7 [W, R/W] 000-0000	SSR7 [R, R/W] 0-000011	ESCR7 [R/W] --000000	Multifunction serial interface 7
0001C4 <sub>H</sub>	RDR7/TDR7 [R/W] ----- 00000000 : RDR7 ----- 11111111 : TDR7		BGR71 [R/W] 00000000	BGR70 [R/W] 00000000	
0001C8 <sub>H</sub>	ISMK7 [R/W] 01111110	IBSA7 [R/W] 00000000	Reserved		
0001CC <sub>H</sub>	Reserved				

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
0001D0 <sub>H</sub>	SCR8 [R, R/W] 0--00000	SMR8 [W, R/W] 000-0000	SSR8 [R, R/W] 0-000011	ESCR8 [R/W] --000000	Multifunction serial interface 8
0001D4 <sub>H</sub>	RDR8/TDR8 [R/W] ----- 00000000 : RDR8 ----- 11111111 : TDR8		BGR81 [R/W] 00000000	BGR80 [R/W] 00000000	
0001D8 <sub>H</sub>	ISMK8 [R/W] 01111110	IBSA8 [R/W] 00000000	Reserved		
0001DC <sub>H</sub>	Reserved				
0001E0 <sub>H</sub>	SCR9 [R, R/W] 0--00000	SMR9 [W, R/W] 000-0000	SSR9 [R, R/W] 0-000011	ESCR9 [R/W] --000000	Multifunction serial interface 9
0001E4 <sub>H</sub>	RDR9/TDR9 [R/W] ----- 00000000 : RDR9 ----- 11111111 : TDR9		BGR91 [R/W] 00000000	BGR90 [R/W] 00000000	
0001E8 <sub>H</sub>	ISMK9 [R/W] 01111110	IBSA9 [R/W] 00000000	Reserved		
0001EC <sub>H</sub>	Reserved				
0001F0 <sub>H</sub>	SCRA[R, R/W] 0--00000	SMRA [W, R/W] 000-0000	SSRA [R, R/W] 0-000011	ES CRA[R/W] --000000	Multifunction serial interface 10
0001F4 <sub>H</sub>	RDRA/TDRA [R/W] ----- 00000000 : RDRA ----- 11111111 : TDRA		BGRA1 [R/W] 00000000	BGRA0 [R/W] 00000000	
0001F8 <sub>H</sub>	ISMKA [R/W] 01111110	IBSAA [R/W] 00000000	Reserved		
0001FC <sub>H</sub>	Reserved				
000200 <sub>H</sub>	DMACA0 [R/W] 00000000 00000000 00000000 00000000				DMAC
000204 <sub>H</sub>	DMACB0 [R/W] 00000000 00000000 00000000 00000000				
000208 <sub>H</sub>	DMACA1 [R/W] 00000000 00000000 00000000 00000000				
00020C <sub>H</sub>	DMACB1 [R/W] 00000000 00000000 00000000 00000000				
000210 <sub>H</sub>	DMACA2 [R/W] 00000000 00000000 00000000 00000000				
000214 <sub>H</sub>	DMACB2 [R/W] 00000000 00000000 00000000 00000000				
000218 <sub>H</sub>	DMACA3 [R/W] 00000000 00000000 00000000 00000000				
00021C <sub>H</sub>	DMACB3 [R/W] 00000000 00000000 00000000 00000000				
000220 <sub>H</sub>	DMACA4 [R/W] 00000000 00000000 00000000 00000000				

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000224 <sub>H</sub>	DMACB4 [R/W] 00000000 00000000 00000000 00000000				DMAC
000228 <sub>H</sub> to 00023C <sub>H</sub>	Reserved				
000240 <sub>H</sub>	DMACR [R/W] 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX				
000244 <sub>H</sub> to 0003EC <sub>H</sub>	Reserved				Reserved
0003F0 <sub>H</sub>	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit search module
0003F4 <sub>H</sub>	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8 <sub>H</sub>	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FC <sub>H</sub>	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400 <sub>H</sub>	DDR0 [R/W] 00000000	DDR1 [R/W] 00000000	DDR2 [R/W] 00000000	DDR3 [R/W] 00000000	Data direction register
000404 <sub>H</sub>	DDR4 [R/W] 00000000	DDR5 [R/W] 00000000	DDR6 [R/W] --000000	Reserved	
000408 <sub>H</sub>	Reserved				
00040C <sub>H</sub>	DDRC [R/W] 00000000	DDRD [R/W] 00000000	DDRE [R/W] 00000000	DDRF [R/W] 00000000	
000410 <sub>H</sub>	Reserved				
000414 <sub>H</sub> to 00041C <sub>H</sub>	Reserved				Reserved
000420 <sub>H</sub>	PFR0 [R/W] 00000000	PFR1 [R/W] 00000000	PFR2 [R/W] 00000000	PFR3 [R/W] 00000000	Port function register
000424 <sub>H</sub>	PFR4 [R/W] 00000000	PFR5 [R/W] 00000000	PFR6 [R/W] --000000	Reserved	
000428 <sub>H</sub>	Reserved				
00042C <sub>H</sub>	PFRC [R/W] 00000000	PFRD [R/W] 00000000	PFRE [R/W] 00000000	PFRF [R/W] 00000000	
000430 <sub>H</sub>	Reserved				
000434 <sub>H</sub> to 00043C <sub>H</sub>	Reserved				Reserved

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000440H	ICR00 [R, R/W] ---11111	ICR01 [R, R/W] ---11111	ICR02 [R, R/W] ---11111	ICR03 [R, R/W] ---11111	Interrupt control unit
000444H	ICR04 [R, R/W] ---11111	ICR05 [R, R/W] ---11111	ICR06 [R, R/W] ---11111	ICR07 [R, R/W] ---11111	
000448H	ICR08 [R, R/W] ---11111	ICR09 [R, R/W] ---11111	ICR10 [R, R/W] ---11111	ICR11 [R, R/W] ---11111	
00044CH	ICR12 [R, R/W] ---11111	ICR13 [R, R/W] ---11111	ICR14 [R, R/W] ---11111	ICR15 [R, R/W] ---11111	
000450H	ICR16 [R, R/W] ---11111	ICR17 [R, R/W] ---11111	ICR18 [R, R/W] ---11111	ICR19 [R, R/W] ---11111	
000454H	ICR20 [R, R/W] ---11111	ICR21 [R, R/W] ---11111	ICR22 [R, R/W] ---11111	ICR23 [R, R/W] ---11111	
000458H	ICR24 [R, R/W] ---11111	ICR25 [R, R/W] ---11111	ICR26 [R, R/W] ---11111	ICR27 [R, R/W] ---11111	
00045CH	ICR28 [R, R/W] ---11111	ICR29 [R, R/W] ---11111	ICR30 [R, R/W] ---11111	ICR31 [R, R/W] ---11111	
000460H	ICR32 [R, R/W] ---11111	ICR33 [R, R/W] ---11111	ICR34 [R, R/W] ---11111	ICR35 [R, R/W] ---11111	
000464H	ICR36 [R, R/W] ---11111	ICR37 [R, R/W] ---11111	ICR38 [R, R/W] ---11111	ICR39 [R, R/W] ---11111	
000468H	ICR40 [R, R/W] ---11111	ICR41 [R, R/W] ---11111	ICR42 [R, R/W] ---11111	ICR43 [R, R/W] ---11111	
00046CH	ICR44 [R, R/W] ---11111	ICR45 [R, R/W] ---11111	ICR46 [R, R/W] ---11111	ICR47 [R, R/W] ---11111	
000470H to 00047CH	Reserved				
000480H	RSRR [R, R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXXX00	CTBR [W] XXXXXXXXXX	Clock control unit
000484H	CLKR [R/W] 00000000	WPR [W] XXXXXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488H	Reserved		OSCCR [R/W] XXXXXXXXX0	Reserved	
00048CH	WPCR [R/W] 00000000	Reserved			Watch timer
000490H	OSCR [R/W] 00000000	OSCT [R/W] XXXXXXXXXX	Reserved		Stabilization wait timer
000494H to 0004FC_H	Reserved				Reserved

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000500 <sub>H</sub>	PCR0 [R/W] 00000000	PCR1 [R/W] 00000000	Reserved		Port pull-up control register
000504 <sub>H</sub>	Reserved	PCR5 [R/W] 00000000	PCR6 [R/W] --000000	Reserved	
000508 <sub>H</sub> to 000510 <sub>H</sub>	Reserved				
000514 <sub>H</sub> to 00051C <sub>H</sub>	Reserved				Reserved
000520 <sub>H</sub>	EPFR0 [R/W] 00000000	EPFR1 [R/W] 00000000	EPFR2 [R/W] 11111111	EPFR3 [R/W] 11111111	External port function register
000524 <sub>H</sub>	EPFR4 [R/W] 11111111	EPFR5 [R/W] 11111111	EPFR6 [R/W] --001000	Reserved	
000528 <sub>H</sub>	Reserved				
00052C <sub>H</sub>	EPFRC [R/W] 00000000	EPFRD [R/W] 00000000	EPFRE [R/W] 00000000	EPFRF [R/W] 00000000	
000530 <sub>H</sub>	Reserved				
000534 <sub>H</sub> to 00056C <sub>H</sub>	Reserved				Reserved
000570 <sub>H</sub>	ADER[R/W] 00000011 11111111		Reserved		EXT/I <sup>2</sup> C/ A/D
000574 <sub>H</sub>	Reserved				Reserved
000578 <sub>H</sub>	NSF[R/W] ----000 00000000		Reserved		I <sup>2</sup> C noise filter
00057C <sub>H</sub> to 00063C <sub>H</sub>	Reserved				Reserved
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 00110X00 00000000		External bus interface
000644 <sub>H</sub>	ASR1 [R/W] 00000000 XXXXXXXX		ACR1 [R/W] 00XX0X00 00X0XXXX		
000648 <sub>H</sub>	ASR2 [R/W] 00000000 XXXXXXXX		ACR2 [R/W] 00XX0X00 00X0XXXX		
00064C <sub>H</sub>	ASR3 [R/W] 00000000 XXXXXXXX		ACR3 [R/W] 00XX0X00 00X0XXXX		
000650 <sub>H</sub> to 00065C <sub>H</sub>	Reserved				
000660 <sub>H</sub>	AWR0 [R/W] 01110000 01011011		AWR1 [R/W] 0XXX0000 0X0X1XXX		

(Continued)

# MB91313A Series

Address	Register				Block
	0	1	2	3	
000664 <sub>H</sub>	AWR2 [R/W] 0XXX0000 0X0X1XXX		AWR3 [R/W] 0XXX0000 0X0X1XXX		External bus interface
000668 <sub>H</sub> to 00067C <sub>H</sub>	Reserved				
000680 <sub>H</sub>	CSER[R/W] 00000001	Reserved			
000684 <sub>H</sub>	Reserved				
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	—				Unused
0007FC <sub>H</sub>	Reserved	MODR [W] XXXXXXXX	Reserved		—
000800 <sub>H</sub> to 000AFC <sub>H</sub>	—				Unused
000B00 <sub>H</sub> to 000FFC <sub>H</sub>	Reserved				Reserved
001000 <sub>H</sub>	DMASA0 [R/W] 00000000 00000000 00000000 00000000				DMAC
001004 <sub>H</sub>	DMADA0 [R/W] 00000000 00000000 00000000 00000000				
001008 <sub>H</sub>	DMASA1 [R/W] 00000000 00000000 00000000 00000000				
00100C <sub>H</sub>	DMADA1 [R/W] 00000000 00000000 00000000 00000000				
001010 <sub>H</sub>	DMASA2 [R/W] 00000000 00000000 00000000 00000000				
001014 <sub>H</sub>	DMADA2 [R/W] 00000000 00000000 00000000 00000000				
001018 <sub>H</sub>	DMASA3 [R/W] 00000000 00000000 00000000 00000000				
00101C <sub>H</sub>	DMADA3 [R/W] 00000000 00000000 00000000 00000000				
001020 <sub>H</sub>	DMASA4 [R/W] 00000000 00000000 00000000 00000000				
001024 <sub>H</sub>	DMADA4 [R/W] 00000000 00000000 00000000 00000000				
001028 <sub>H</sub> to 006FFC <sub>H</sub>	Reserved				Reserved

(Continued)

(Continued)

Address	Register				Block
	0	1	2	3	
007000 <sub>H</sub>	FLCR[R/W] 0000X000	Reserved			Flash I/F
007004 <sub>H</sub>	FLWC[R/W] 00011011	Reserved			

# MB91313A Series

## ■ VECTOR TABLE

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP source
	Decimal	Hexadecimal					
Reset	0	00	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	—	—
Mode vector	1	01	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	—	—
System reserved	2	02	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	—	—
System reserved	3	03	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	—	—
System reserved	4	04	—	3EC <sub>H</sub>	000FFFECh	—	—
System reserved	5	05	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	—	—
System reserved	6	06	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	—	—
Coprocessor absent trap	7	07	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	—	—
Coprocessor error trap	8	08	—	3DC <sub>H</sub>	000FFFDCh	—	—
INTE instruction	9	09	—	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	—	—
System reserved	10	0A	—	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	—	—
System reserved	11	0B	—	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	—	—
Step trace trap	12	0C	—	3CC <sub>H</sub>	000FFFCCh	—	—
NMI request (tool)	13	0D	—	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	—	—
Undefined instruction exception	14	0E	—	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	—	—
System reserved	15	0F	15 (F <sub>H</sub> ) fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	—	—
External interrupt 0	16	10	ICR00	3BC <sub>H</sub>	000FFFBCh	—	—
External interrupt 1	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	—	—
External interrupt 2	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	—	—
External interrupt 3	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	—	—
External interrupt 4	20	14	ICR04	3AC <sub>H</sub>	000FFFACh	—	—
External interrupt 5	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	—	—
External interrupt 6	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	—	—
External interrupt 7	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	—	—
Reload timer 0	24	18	ICR08	39C <sub>H</sub>	000FFF9Ch	—	—
Reload timer 1	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	—	—
Reload timer 2	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	—	—
UART0 RX/I <sup>2</sup> C status	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>H</sub>	○	STOP
UART0 TX	28	1C	ICR12	38C <sub>H</sub>	000FFF8Ch	○	—
UART1 RX/I <sup>2</sup> C status	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	○	STOP
UART1 TX	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	○	—
UART2 RX/I <sup>2</sup> C status	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	○	STOP
UART2 TX	32	20	ICR16	37C <sub>H</sub>	000FFF7Ch	○	—
UART3 RX/TX/I <sup>2</sup> C status	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	—	—

(Continued)

# MB91313A Series

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP source
	Decimal	Hexadecimal					
UART4 RX/TX/I <sup>2</sup> C status	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	—	—
UART5 RX/TX/I <sup>2</sup> C status	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	—	—
UART6 RX/TX/I <sup>2</sup> C status	36	24	ICR20	36C <sub>H</sub>	000FFF6C <sub>H</sub>	—	—
UART7 RX/TX/I <sup>2</sup> C status	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	—	—
UART8 RX/TX/I <sup>2</sup> C status	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	—	—
UART9 RX/TX/I <sup>2</sup> C status	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>H</sub>	—	—
UART10 RX/TX/I <sup>2</sup> C status	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	—	—
A/D converter	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	—	—
PPG0	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>H</sub>	○	—
PWC	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	—	—
HDMI-CEC/Remote controller 0, 1	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	—	—
Watch timer	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	—	—
Main oscillation wait	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	—	—
Timebase timer	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	—	—
Reload timer 3	48	30	ICR32	33C <sub>H</sub>	000FFF3C <sub>H</sub>	—	—
Reload timer 4	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	—	—
Reload timer 5	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>H</sub>	—	—
PPG1	51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>H</sub>	○	—
PPG2	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	○	—
PPG3	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	○	—
DMAC0	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	—	—
DMAC1	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	—	—
DMAC2	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	—	—
DMAC3	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	—	—
DMAC4	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	—	—
External interrupt 8 to 15	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	—	—
External interrupt 16 to 23	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	—	—
Multifunction timer 0, 1	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	—	—
Multifunction timer 2, 3	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	—	—
Delay interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	—	—
System reserved (Used by REALOS)	64	40	—	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	—	—
System reserved (Used by REALOS)	65	41	—	2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	—	—
System reserved	66	42	—	2F4 <sub>H</sub>	000FFE4 <sub>H</sub>	—	—

(Continued)

# MB91313A Series

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP source
	Decimal	Hexadecimal					
System reserved	67	43	—	2F0 <sub>H</sub>	000FFEF0 <sub>H</sub>	—	—
System reserved	68	44	—	2EC <sub>H</sub>	000FFEEC <sub>H</sub>	—	—
System reserved	69	45	—	2E8 <sub>H</sub>	000FFEE8 <sub>H</sub>	—	—
System reserved	70	46	—	2E4 <sub>H</sub>	000FFEE4 <sub>H</sub>	—	—
System reserved	71	47	—	2E0 <sub>H</sub>	000FFEE0 <sub>H</sub>	—	—
System reserved	72	48	—	2DC <sub>H</sub>	000FFEDC <sub>H</sub>	—	—
System reserved	73	49	—	2D8 <sub>H</sub>	000FFED8 <sub>H</sub>	—	—
System reserved	74	4A	—	2D4 <sub>H</sub>	000FFED4 <sub>H</sub>	—	—
System reserved	75	4B	—	2D0 <sub>H</sub>	000FFED0 <sub>H</sub>	—	—
System reserved	76	4C	—	2CC <sub>H</sub>	000FFEC <sub>C</sub>	—	—
System reserved	77	4D	—	2C8 <sub>H</sub>	000FFEC8 <sub>H</sub>	—	—
System reserved	78	4E	—	2C4 <sub>H</sub>	000FFEC4 <sub>H</sub>	—	—
System reserved	79	4F	—	2C0 <sub>H</sub>	000FFEC0 <sub>H</sub>	—	—
Used by INT instruction	80 to 255	50 to FF	—	2BC <sub>H</sub> to 000 <sub>H</sub>	000FFEBC <sub>H</sub> to 000FFC00 <sub>H</sub>	—	—

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V <sub>DDE</sub> (3.3 V)	V <sub>SS</sub> – 0.5	V <sub>SS</sub> + 4.0	V	
	V <sub>DDI</sub> (1.8 V)	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 2.5	V	
Analog power supply voltage*1	AV <sub>CC</sub>	V <sub>SS</sub> – 0.5	V <sub>SS</sub> + 4.0	V	
	AV <sub>RH</sub>	V <sub>SS</sub> – 0.5	V <sub>SS</sub> + 4.0	V	
Input voltage*1	V <sub>I</sub>	V <sub>SS</sub> – 0.5	V <sub>DDE</sub> + 0.5	V	
		V <sub>SS</sub> – 0.5	V <sub>SS</sub> + 6.0	V	5 V tolerant pin
		V <sub>SS</sub> – 0.5	V <sub>SS</sub> + 3.63	V	5 V tolerant pin*5
Analog pin input voltage*1	V <sub>IA</sub>	V <sub>SS</sub> – 0.5	AV <sub>CC</sub> + 0.5	V	
Output voltage*1	V <sub>O</sub>	V <sub>SS</sub> – 0.5	V <sub>DDE</sub> + 0.5	V	
“L” level maximum output current*2	I <sub>OL</sub>	—	8	mA	
“L” level average output current*3	I <sub>OLAV</sub>	—	4	mA	
“L” level total maximum output current	ΣI <sub>OL</sub>	—	60	mA	
“L” level total average output current*4	ΣI <sub>OLAV</sub>	—	30	mA	
“H” level maximum output current*2	I <sub>OH</sub>	—	– 8	mA	
“H” level average output current*3	I <sub>OHAV</sub>	—	– 4	mA	
“H” level total maximum output current	ΣI <sub>OH</sub>	—	– 60	mA	
“H” level total average output current*4	ΣI <sub>OHAV</sub>	—	– 30	mA	
Power consumption	P <sub>D</sub>	—	300	mW	
Storage temperature	T <sub>stg</sub>	– 40	+ 125	°C	

\*1 : This parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V

\*2 : The maximum output current is the peak value for a single pin.

\*3 : The average output current is the average current for a single pin over a period of 100 ms.

\*4 : The total average output current is the average current for all pins over a period of 100 ms.

\*5 : At V<sub>DDE</sub> = V<sub>DDI</sub> = AV<sub>CC</sub> = AV<sub>RH</sub> = AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB91313A Series

## 2. Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Value		Unit
		Min	Max	
Operating temperature	$T_a$	- 40	+ 85	°C
Power supply voltage	$V_{DDE}$ (3.3 V)	3.0	3.6	V
	$V_{DDI}$ (1.8 V)	1.65	1.95	
Analog power supply voltage	$AV_{CC}$	3.0	$V_{DDE}$	V
5 V tolerant pin input voltage	$V_I$	—	$V_{SS} + 5.5$	V

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

(V<sub>DDE</sub> = 3.3 V ± 0.3 V, V<sub>DDI</sub> = 1.8 V ± 0.15 V, V<sub>SS</sub> = 0 V, Ta = - 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit
				Min	Typ	Max	
Current consumption (upper : 1.8 V lower : 3.3 V)	I <sub>CCT</sub>	—	Clock mode Ta = + 25 °C, fclk = 32 kHz	—	200	400	μA
		—		—	100	300	
	I <sub>CC</sub>	—	During normal operation Ta = + 25 °C, fcp = 33 MHz, fcpp = 33 MHz	—	55	80	mA
		—		—	25	40	
	I <sub>CCS</sub>	—	Main sleep mode Ta = + 25 °C, fcp = 33 MHz, fcpp = 33 MHz	—	30	50	mA
		—		—	15	30	
	I <sub>CCL</sub>	—	Sub RUN mode Ta = + 25 °C, fclk = 32 kHz	—	250	450	μA
		—		—	150	400	
	I <sub>CCH</sub>	—	Main Stop mode Ta = + 25 °C, fclk = 0	—	150	300	μA
		—		—	40	80	
—		Main Stop mode Ta = + 70 °C, fclk = 0	—	400	800	μA	
—			—	100	200		
“H” level input voltage	V <sub>IH</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60 to P65, PD0 to PD7, PE0, PE1, PF2 to PF7	V <sub>DDE</sub> = 3.3 V	V <sub>DDE</sub> × 0.8	—	V <sub>DDE</sub>	V
		PE2 to PE7, PC0 to PC7, P40 to P47, PF0, PF1		V <sub>DDE</sub> × 0.7	—	V <sub>DDE</sub>	V
“L” level input voltage	V <sub>IL</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60 to P65, PD0 to PD7, PE0, PE1, PF2 to PF7	V <sub>DDE</sub> = 3.3 V	V <sub>SS</sub>	—	V <sub>DDE</sub> × 0.2	V
		PE2 to PE7, PC0 to PC7, P40 to P47, PF0, PF1		V <sub>SS</sub>	—	V <sub>DDE</sub> × 0.3	V
“H” level output voltage	V <sub>OH</sub>	All port pins	V <sub>DDE</sub> = 3.3 V, I <sub>OH</sub> = - 4 mA	V <sub>DDE</sub> - 0.5	—	V <sub>DDE</sub>	V
“L” level output voltage	V <sub>OL</sub>	All port pins	V <sub>DDE</sub> = 3.3 V, I <sub>OL</sub> = 4 mA	V <sub>SS</sub>	—	0.4	V

(Continued)

# MB91313A Series

(Continued)

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit
				Min	Typ	Max	
Input leak current	I <sub>IL</sub>	Other than PD0 to PD7, PE0, PE1	—	- 5	—	+ 5	μA
		PD0 to PD7, PE0, PE1		- 10	—	+ 10	μA
	PF0, PF1, P44, P45	$V_{DDE} = V_{DDI} =$ $A_{VCC} = A_{VRH} =$ $A_{VSS} = V_{SS} =$ 0.0 V	—	—	0.9	μA	
Pull-up/ Pull-down resistance	R <sub>P</sub>	Pull-up : P00 to P07, P10 to P17, P50 to P57, P60 to P65, INITX, TRSTX Pull-down : ICD0 to ICD3, IBREAK	Pull-up : $V_{IL} = 0 \text{ V}$ Pull-down : $V_{IH} = V_{DDE}$	10	33	80	kΩ
I <sup>2</sup> C bus switch connection resistance	R <sub>BS</sub>	Between P21 and P24 Between P22 and P25 Between P24 and P27 Between P25 and P30	—	—	—	130	Ω

## 4. AC Characteristics

### (1) Clock Timing

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	$f_c$	X0, X1	—	10	16.5	33	MHz	PLL clock (self-oscillation 16.5 MHz doubled via PLL : internal operation at 33 MHz Max.)
Sub clock frequency	$f_{clk}$	X0A, X1A	—	—	32.768	—	kHz	
Internal operating clock frequency	$f_{CP}$	—	—	—	—	33	MHz	CPU
	$f_{CPP}$			—	—	33	MHz	Peripheral
	$f_{CPT}$			—	—	16.5	MHz	External bus

### (2) Clock Output Timing

( $V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	60.7	—	ns	*1
CLK $\uparrow$ $\rightarrow$ CLK $\downarrow$	$t_{CHCL}$	CLK		$1/2 \times t_{CYC} - 5$	$1/2 \times t_{CYC} + 5$	ns	*2
CLK $\downarrow$ $\rightarrow$ CLK $\uparrow$	$t_{CLCH}$	CLK		$1/2 \times t_{CYC} - 5$	$1/2 \times t_{CYC} + 5$	ns	*3


\*1 :  $t_{CYC}$  is the frequency of one clock cycle after gearing.

\*2 : These ratings are for the gear ratio set to  $\times 1$ .

For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

$$(1/2 \times 1/n) \times t_{CYC} - 10$$

\*3 : These ratings are for the gear ratio set to  $\times 1$ .



### (3) PLL Oscillation Stabilization Wait Time

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
PLL oscillation stabilization wait time	$t_{LOCK}$	600	—	$\mu\text{s}$	The length of time to wait for the PLL oscillations to stabilize.

# MB91313A Series

## (4) Reset Input

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
INITX input time (at power-on)	$t_{INTL}$	INITX	—	Oscillation stabilization delay time of oscillator + $t_{cp} \times 10$	—	$\mu\text{s}$
INITX input time (other than power-on)				$t_{cp} \times 10$	—	ns
INITX input time (Stop recovery time)				Oscillation stabilization delay time of oscillator + $t_{cp} \times 10$	—	$\mu\text{s}$



## (5) Multiplexed Bus Access Read/Write Operation

(Ta = -40 °C to +85 °C, V<sub>DDE</sub> = 3.3 V ± 0.3 V, V<sub>DDI</sub> = 1.8 V ± 0.15 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Re- marks
				Min	Max		
CS0X to CS3X setup	t <sub>CSLCH</sub>	CLK CS0X to CS3X	AWRxL : W02 = 0	3	—	ns	*1
AD15 to AD00 address setup time → CLK↑	t <sub>ASCH</sub>	CLK AD15 to AD00 (Address)	—	3	—	ns	
CLK↑ → AD15 to AD00 address hold time	t <sub>CHAX</sub>			3	—	ns	
AD15 to AD00 address setup time → ASX↑	t <sub>ASASH</sub>	ASX AD15 to AD00 (Address)	—	12	—	ns	*2
ASX↑ → AD15 to AD00 address hold time	t <sub>ASHAX</sub>			t <sub>cyC</sub> - 6	t <sub>cyC</sub> + 6	ns	*2
WR0X, WR1X delay time	t <sub>CHWL</sub>	WR0X, WR1X	—	—	6	ns	
WR0X, WR1X delay time	t <sub>CHWH</sub>			—	6	ns	
WR0X, WR1X minimum pulse width	t <sub>WLWH</sub>	WR0X, WR1X	—	t <sub>cyC</sub> - 3	—	ns	
Data setup → WRxX↑	t <sub>DSWH</sub>	WR0X, WR1X AD15 to AD00	—	t <sub>cyC</sub>	—	ns	
WRxX↑ → Data hold time	t <sub>WHDX</sub>			3	—	ns	
RDX delay time	t <sub>CHRL</sub>	CLK RDX	—	—	6	ns	
RDX delay time	t <sub>CHRH</sub>			—	6	ns	
RDX↓ → Valid data input time	t <sub>RLDV</sub>	RDX AD15 to AD00	—	—	t <sub>cyC</sub> - 30	ns	*3
Data setup → RDX↑ time	t <sub>DSRH</sub>			30	—	ns	
RDX↑ → Data hold time	t <sub>RHDX</sub>			0	—	ns	
RDX minimum pulse width	t <sub>RLRH</sub>			t <sub>cyC</sub> - 3	—	ns	
ASX setup	t <sub>ASLCH</sub>	CLK ASX	—	3	—	ns	
ASX hold	t <sub>ASHCH</sub>			3	—	ns	

\*1 : AWRxL : Area Wait Register


\*2 : When CSxX → RDX/WRxX setup extension = 1

\*3 : When the bus timing is delayed by automatic wait insertion or RDY input, add the time (t<sub>cyC</sub> × the number of cycles added for the delay) to this rating.

Note: When the external load capacitance C = 50 pF.

# MB91313A Series

• CSxX → RDX/WRxX setup extension = 1






# MB91313A Series

## (6) Ready Input Timings

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
RDY setup time → CLK ↓	$t_{RDYS}$	CLK, RDY	—	25	—	ns
CLK ↓ → RDY hold time	$t_{RDYH}$	CLK, RDY	—	0	—	ns



## (7) UART timing


( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK10	Internal shift clock operation	$4 t_{CYCP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOV}$	SCK0 to SCK10 SOT0 to SOT10		- 20	+ 20	ns
Valid SIN → SCK ↑	$t_{IVSH}$	SCK0 to SCK10 SIN0 to SIN10		30	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIX}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK0 to SCK10	External shift clock operation	$2 t_{CYCP}$	—	ns
Serial clock "L" pulse width	$t_{LSLH}$	SCK0 to SCK10		$2 t_{CYCP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOV}$	SCK0 to SCK10 SOT0 to SOT10		—	30	ns
Valid SIN → SCK ↑	$t_{IVSH}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIX}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns


- Notes :
- The above standards apply to the CLK synchronous mode.
  - $t_{CYCP}$  indicates the peripheral clock cycle time.
  - When the external load capacitance  $C = 50\text{ pF}$ .

# MB91313A Series

- Internal shift clock mode



- External shift clock mode




## (8) Reload timer clock, PPG timer input, multifunction timer input timing

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TM10 to TM13 TIN0 to TIN5 TRG0 to TRG3	—	2 $t_{CYCP}$	—	ns	*1
		INT0 to INT23		3 $t_{CYCP}$	—	ns	*1
		1.0		—	$\mu\text{s}$	*2	

\*1 :  $t_{CYCP}$  represents the peripheral clock cycle time, except when in stop mode.

\*2 : When in stop mode.




## (9) Trigger Input Timing

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
A/D activation trigger input time	$t_{ATRG}$	ATRG	—	5 $t_{CYCP}$	—	ns

Note :  $t_{CYCP}$  is the cycle time of the peripheral clock.




# MB91313A Series

## (10) Remote control signal input timing

( $V_{DDE} = 3.3\text{ V} + 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} + 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Remote control input pulse width	$t_{RCIN}$	RCIN0 RCIN1	At 32.768 kHz	62	—	$\mu\text{s}$	Count 2 clocks or more



## (11) I<sup>2</sup>C timing

- When operating in master mode

(V<sub>DDE</sub> = 3.3 V ± 0.3 V, V<sub>DDI</sub> = 1.8 V ± 0.15 V, V<sub>SS</sub> = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Typical mode		High-speed mode*1		Unit
				Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	SCKn (SCLn)	C <sub>L</sub> = 50 pF, R = (V <sub>p</sub> /I <sub>oL</sub> )*1	0	100	0	400	kHz
“(Repeated) START condition” hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>	SOTn (SDAn) SCKn (SCLn)		4.0	—	0.6	—	μs
SCL clock “L” width	t <sub>LOW</sub>	SCKn (SCLn)		4.7	—	1.3	—	μs
SCL clock “H” width	t <sub>HIGH</sub>	SCKn (SCLn)		4.0	—	0.6	—	μs
“(Repeated) START condition” setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	SCKn (SCLn)		4.7	—	0.6	—	μs
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>	SOTn (SDAn) SCKn (SCLn)		0	3.45*2	0	0.9*3	μs
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	SOTn (SDAn) SCKn (SCLn)		250	—	100	—	ns
“(STOP condition) setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	SOTn (SDAn) SCKn (SCLn)		4.0	—	0.6	—	μs
Bus free time between “STOP condition” and “START condition”	t <sub>BUF</sub>	—		4.7	—	1.3	—	μs
Noise filter	t <sub>SP</sub>	—	—	2 t <sub>CYCP</sub> *4	—	2 t <sub>CYCP</sub> *4	—	ns


\*1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>oL</sub> indicates V<sub>oL</sub> guaranteed current.

\*2 : The maximum t<sub>HDDAT</sub> must satisfy that it doesn't extend at least “L” period (t<sub>LOW</sub>) of device's SCL signal.

\*3 : A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of “t<sub>SUDAT</sub> ≥ 250 ns”.

\*4 : t<sub>CYCP</sub> is the peripheral clock cycle time. To use I<sup>2</sup>C, set the peripheral bus clock at 8 MHz or more.

# MB91313A Series



- When operating in slave mode

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Typical mode		High-speed mode*1		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	$f_{SCL}$	$R = 1\text{ k}\Omega$ , $C = 50\text{ pF}^{*2}$	0	100	0	400	kHz	
“L” period of SCL clock	$t_{LOW}$		4.7	—	1.3	—	$\mu\text{s}$	
“H” period of SCL clock	$t_{HIGH}$		4.0	—	0.6	—	$\mu\text{s}$	
Bus free time between “STOP condition” and “START condition”	$t_{BUS}$		4.7	—	1.3	—	$\mu\text{s}$	
SCL $\downarrow \rightarrow$ SDA output delay time	$t_{DLDAT}$		—	$5 \times M^{*3}$	—	$5 \times M^{*3}$	ns	
“Repeated START condition” setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	$t_{SUSTA}$		4.7	—	0.6	—	$\mu\text{s}$	
“Repeated START condition” hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	$t_{HDSTA}$		4.0	—	0.6	—	$\mu\text{s}$	The first clock pulse is generated after this.
“STOP condition” setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	$t_{SUSTO}$		4.0	—	0.6	—	$\mu\text{s}$	
SDA data input hold time (vs. SCL $\downarrow$ )	$t_{HDDAT}$		$2 \times M^{*3}$	—	$2 \times M^{*3}$	—	$\mu\text{s}$	
SDA data input setup time (vs. SCL $\uparrow$ )	$t_{SUDAT}$		250	—	$100^{*4}$	—	ns	

\*1 : For use at over 100 kHz, set the resource clock to 6 MHz or higher.


\*2 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

\*3 : M = Resource clock cycle (ns)

\*4 : A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of “ $t_{SUDAT} \geq 250\text{ ns}$ ”.

When a device does not extend the “L” period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time +  $t_{SUDAT}$ ) from when the SCL line is released.

- I<sup>2</sup>C timing



# MB91313A Series

## 5. Electrical Characteristics for the A/D Converter


### (1) Electrical Characteristics

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Resolution	—	—	10	bit	
Total error*1	—	—	$\pm 5.5$	LSB	AVcc = 3.3 V, AVRH = 3.3 V (CPU sleep)
Nonlinear error*1	—	—	$\pm 3.5$	LSB	
Differential linear error*1	—	—	$\pm 2.0$	LSB	
Zero transition voltage*1	AVss - 4.0 LSB	—	AVss + 6.0 LSB	V	
Full transition voltage*1	AVRH - 5.5 LSB	—	AVRH + 3.0 LSB	V	
Conversion time	7.94*2	—	—	$\mu\text{s}$	
Power supply current (analog + digital)	—	—	3	mA	
Reference power supply current (between AVRH and AVss)	—	—	100	$\mu\text{A}$	AVRH = 3.0 V, AVss = 0.0 V
Analog input capacitance	—	—	21	pF	
Interchannel disparity	—	—	4	LSB	


\*1 : Measured in the CPU sleep state

\*2 : Depending on the clock cycle supplied to peripheral resources




- The relationship between peripheral clock and external impedance

(Peripheral clock frequency and external impedance)




(Peripheral clock cycle and external impedance)




## (2) Definition of terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : The deviation between the actual conversion characteristics and a straight line connecting the device's zero transition point ("00 0000 0000<sub>B</sub>" ↔ "00 0000 0001<sub>B</sub>") and full scale transition point ("11 1111 1110<sub>B</sub>" ↔ "11 1111 1111<sub>B</sub>").
- Differential linear error : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.
- Total error : This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error



(Continued)

(Continued)



$$1 \text{ LSB}' (\text{ideal value}) = \frac{\text{AVRH} - \text{AVSS}}{1024} [\text{V}]$$

$$\text{Total error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB}' \times (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}'}$$

N : A/D converter digital output value

$V_{NT}$  : The voltage at which digital output changes from  $(N + 1)_H$  to  $N_H$

$V_{OT}'$  (ideal value) =  $\text{AVSS} + 0.5 \text{ LSB}'$  [V]

$V_{FST}'$  (ideal value) =  $\text{AVRH} - 1.5 \text{ LSB}'$  [V]

## 6. Flash Memory Write/Erase Characteristics

( $V_{DDE} = 3.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V}$ ,  $T_a = +25\text{ }^\circ\text{C}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	—	0.9	3.6	s	Excludes internal programming prior erasure.
Word write time	—	23	370	$\mu\text{s}$	Excludes system-level overhead.
Chip write time	—	6.2	102	s	Excludes system-level overhead.
Erase/write cycle	10000	—	—	cycle	
Data retention time	10*	—	—	year	Average $T_a = +85\text{ }^\circ\text{C}$


\* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85\text{ }^\circ\text{C}$ ).


# MB91313A Series

## ■ ORDERING INFORMATION

Part number	Package
MB91F313APMC-GE1	120-pin plastic LQFP (FPT-120P-M21)

## PACKAGE DIMENSION

<p>120-pin plastic LQFP</p>  <p>(FPT-120P-M21)</p>	Lead pitch	0.50 mm
	Package width package length	16.0 16.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.88 g
	Code (Reference)	P-LFQFP120-16 16-0.50



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB91313A Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
—	—	Changed the series name. MB91313/A → MB91313A
5	■ PIN ASSIGNMENT	Deleted the footnote.
8	■ PIN DESCRIPTION	Changed I/O circuit type of pin number 32, 33. D/B → B
19	■ HANDLING DEVICE	Added the explanation as follows. Turning on/off these power supplies (VDDI/Analog/VDDE) simultaneously causes no problem.
22	■ RESTRICTIONS	Deleted the following sentence. “9) External interrupt INT17, INT19 (MB91F313 only)”.

The vertical lines marked in the left side of the page show the changes.

**MEMO**

# MB91313A Series

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,  
Kohoku-ku Yokohama Kanagawa 222-0033, Japan  
Tel: +81-45-415-5858  
<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://us.fujitsu.com/micro/>

### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/semiconductor/>

### Korea

FUJITSU SEMICONDUCTOR KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fujitsu.com/sg/services/micro/semiconductor/>

### FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fss/>

### FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department