

Memory FRAM

1 M Bit (64 K × 16)

MB85R1002A

■ DESCRIPTIONS

The MB85R1002A is an FRAM (Ferroelectric Random Access Memory) chip consisting of 65,536 words × 16 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.

The MB85R1002A is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R1002A can be used for 10¹⁰ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.


The MB85R1002A uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.

■ FEATURES

- Bit configuration : 65,536 words × 16 bits
- LB and UB data byte control
- Read/write endurance : 10¹⁰ times / byte
- Data retention : 10 years (+ 55 °C), 55 years (+ 35 °C)
- Operating power supply voltage : 3.0 V to 3.6 V
- Low power operation : Operating power supply current 10 mA (Typ)
Standby current 10 μA (Typ)
- Operation ambient temperature range : - 40 °C to + 85 °C
- Package : 48-pin plastic TSOP (FPT-48P-M48)
RoHS compliant

MB85R1002A


■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin Number	Pin Name	Functional Description
1 to 8, 18 to 25	A0 to A15	Address Input pins
29 to 36, 38 to 45	I/O1 to I/O16	Data Input/Output pins
26	$\overline{CE1}$	Chip Enable 1 Input pin
12	CE2	Chip Enable 2 Input pin
11	\overline{WE}	Write Enable Input pin
28	\overline{OE}	Output Enable Input pin
14, 15	\overline{LB} , \overline{UB}	Data Byte Control Input pins
16, 37	VDD	Supply Voltage pins Connect all two pins to the power supply.
13, 27, 46	VSS	Ground pins Connect all three pins to ground.
9, 10, 17, 47, 48	NC	No Connect pins Leave these pins open, or connect to VDD or VSS.

■ BLOCK DIAGRAM



MB85R1002A

■ FUNCTIONAL TRUTH TABLE

Mode	$\overline{CE1}$	CE2	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	I/O1 to I/O8	I/O9 to I/O16	Supply Current
Standby Precharge	H	X	X	X	X	X	Hi-Z	Hi-Z	Standby (I _{SB})
	X	L	X	X	X	X			
	X	X	H	H	X	X			
	X	X	X	X	H	H			
Read	$\overline{\downarrow}$	H	H	L	L	L	Data Output	Data Output	Operation (I _{DD})
					L	H	Data Output	Hi-Z	
					H	L	Hi-Z	Data Output	
	L	\uparrow	H	L	L	L	Data Output	Data Output	
					L	H	Data Output	Hi-Z	
					H	L	Hi-Z	Data Output	
Read (Pseudo-SRAM, \overline{OE} control*1)	L	H	H	$\overline{\downarrow}$	L	L	Data Output	Data Output	
					L	H	Data Output	Hi-Z	
					H	L	Hi-Z	Data Output	
Write	$\overline{\downarrow}$	H	L	H	L	L	Data Input	Data Input	
					L	H	Data Input	Hi-Z	
					H	L	Hi-Z	Data Input	
	L	\uparrow	L	H	L	L	Data Input	Data Input	
					L	H	Data Input	Hi-Z	
					H	L	Hi-Z	Data Input	
Write (Pseudo-SRAM, \overline{WE} control*2)	L	H	$\overline{\downarrow}$	H	L	L	Data Input	Data Input	
					L	H	Data Input	Hi-Z	
					H	L	Hi-Z	Data Input	

Note: L = V_{IL}, H = V_{IH}, X can be either H, L, $\overline{\downarrow}$ or \uparrow , Hi-Z = High Impedance

$\overline{\downarrow}$: Latch address and latch data at falling edge, \uparrow : Latch address and latch data at rising edge

*1 : \overline{OE} control of the Pseudo-SRAM means the valid address at the falling edge of \overline{OE} to read.

*2 : \overline{WE} control of the Pseudo-SRAM means the valid address and data at the falling edge of \overline{WE} to write.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power Supply Voltage*	V_{DD}	-0.5	+4.0	V
Input Pin Voltage*	V_{IN}	-0.5	$V_{DD} + 0.5 (\leq 4.0)$	V
Output Pin Voltage*	V_{OUT}	-0.5	$V_{DD} + 0.5 (\leq 4.0)$	V
Operation ambient temperature	T_A	-40	+85	°C
Storage Temperature	T_{STG}	-55	+125	°C

* : All voltages are referenced to $V_{SS} = 0$ V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power Supply Voltage*	V_{DD}	3.0	3.3	3.6	V
High Level Input Voltage*	V_{IH}	$V_{DD} \times 0.8$	—	$V_{DD} + 0.5 (\leq 4.0)$	V
Low Level Input Voltage*	V_{IL}	-0.5	—	+0.6	V
Operation ambient temperature	T_A	-40	—	+85	°C

* : All voltages are referenced to $V_{SS} = 0$ V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

MB85R1002A

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input Leakage Current	$ I_{LI} $	$V_{IN} = 0 \text{ V to } V_{DD}$	—	—	10	μA
Output Leakage Current	$ I_{LO} $	$V_{OUT} = 0 \text{ V to } V_{DD}$, $\overline{CE1} = V_{IH}$ or $\overline{OE} = V_{IH}$	—	—	10	μA
Operating Power Supply Current*1	I_{DD}	$\overline{CE1} = 0.2 \text{ V}$, $CE2 = V_{DD} - 0.2 \text{ V}$, $I_{out} = 0 \text{ mA}$	—	10	15	mA
Standby Current*2	I_{SB}	$\overline{CE1} \geq V_{DD} - 0.2 \text{ V}$	—	10	50	μA
		$CE2 \leq 0.2 \text{ V}$				
		$\overline{OE} \geq V_{DD} - 0.2 \text{ V}$, $\overline{WE} \geq V_{DD} - 0.2 \text{ V}$				
		$\overline{LB} \geq V_{DD} - 0.2 \text{ V}$, $\overline{UB} \geq V_{DD} - 0.2 \text{ V}$				
High Level Output Voltage	V_{OH}	$I_{OH} = -1.0 \text{ mA}$	$V_{DD} \times 0.8$	—	—	V
Low Level Output Voltage	V_{OL}	$I_{OL} = 2.0 \text{ mA}$	—	—	0.4	V

*1 : During the measurement of I_{DD} , the Address, Data In were taken to only change once per active cycle.
I_{out} : output current

*2 : All pins other than setting pins should be input at the CMOS level voltages such as $H \geq V_{DD} - 0.2 \text{ V}$, $L \leq 0.2 \text{ V}$.

2. AC Characteristics

• AC Test Conditions

Supply Voltage	: 3.0 V to 3.6 V
Operation Ambient Temperature	: -40 °C to +85 °C
Input Voltage Amplitude	: 0.3 V to 2.7 V
Input Rising Time	: 5 ns
Input Falling Time	: 5 ns
Input Evaluation Level	: 2.0 V / 0.8 V
Output Evaluation Level	: 2.0 V / 0.8 V
Output Load Capacitance	: 50 pF

(1) Read Cycle

Parameter	Symbol	Value		Unit
		Min	Max	
Read Cycle time	t_{RC}	150	—	ns
$\overline{CE1}$ Active Time	t_{CA1}	120	—	ns
CE2 Active Time	t_{CA2}	120	—	ns
\overline{OE} Active Time	t_{RP}	120	—	ns
\overline{LB} , \overline{UB} Active Time	t_{BP}	120	—	ns
Precharge Time	t_{PC}	20	—	ns
Address Setup Time	t_{AS}	0	—	ns
Address Hold Time	t_{AH}	50	—	ns
\overline{OE} Setup Time	t_{ES}	0	—	ns
\overline{LB} , \overline{UB} Setup Time	t_{BS}	5	—	ns
Output Data Hold time	t_{OH}	0	—	ns
Output Set Time	t_{LZ}	30	—	ns
$\overline{CE1}$ Access Time	t_{CE1}	—	100	ns
CE2 Access Time	t_{CE2}	—	100	ns
\overline{OE} Access Time	t_{OE}	—	100	ns
Output Floating Time	t_{OHZ}	—	20	ns

MB85R1002A

(2) Write Cycle


Parameter	Symbol	Value		Unit
		Min	Max	
Write Cycle Time	t_{WC}	150	—	ns
$\overline{CE1}$ Active Time	t_{CA1}	120	—	ns
CE2 Active Time	t_{CA2}	120	—	ns
\overline{LB} , \overline{UB} Active Time	t_{BP}	120	—	ns
Precharge Time	t_{PC}	20	—	ns
Address Setup Time	t_{AS}	0	—	ns
Address Hold Time	t_{AH}	50	—	ns
\overline{LB} , \overline{UB} Setup Time	t_{BS}	5	—	ns
Write Pulse Width	t_{WP}	120	—	ns
Data Setup Time	t_{DS}	0	—	ns
Data Hold Time	t_{DH}	50	—	ns
Write Setup Time	t_{WS}	0	—	ns

3. Pin Capacitance


Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input Capacitance	C_{IN}	$V_{DD} = V_{IN} = V_{OUT} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = +25\text{ °C}$	—	—	10	pF
Output Capacitance	C_{OUT}		—	—	10	pF

■ TIMING DIAGRAMS

1. Read Cycle Timing ($\overline{CE1}$ Control)




2. Read Cycle Timing (CE2 Control)




MB85R1002A


3. Read Cycle Timing (\overline{OE} Control)




4. Write Cycle Timing ($\overline{CE1}$ Control)




5. Write Cycle Timing (CE2 Control)



6. Write Cycle Timing (WE Control)



POWER ON/OFF SEQUENCE



Parameter	Symbol	Value			Unit
		Min	Typ	Max	
$\overline{CE1}$ level hold time for Power OFF	t_{PD}	85	—	—	ns
$\overline{CE1}$ level hold time for Power ON	t_{PU}	85	—	—	ns
Power supply rising time	t_R	0.05	—	200	ms

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

In case the power is turned on or off, use the power supply reset IC and fix the CE2 to low level, to prevent unexpected writing. Use either of $\overline{CE1}$ or CE2, or both to disable control of the device.

FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10^{10}	—	Times/byte	Operation Ambient Temperature $T_A = +85 \text{ }^\circ\text{C}$
Data Retention*2	10	—	Years	Operation Ambient Temperature $T_A = +55 \text{ }^\circ\text{C}$
	55	—		Operation Ambient Temperature $T_A = +35 \text{ }^\circ\text{C}$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.


NOTES ON USE

Data written before performing IR reflow is not guaranteed after IR reflow.

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant	MB85R1002ANC-GE1	$\geq 2000 \text{ V} $
ESD MM (Machine Model) JESD22-A115 compliant		$\geq 200 \text{ V} $
ESD CDM (Charged Device Model) JESD22-C101 compliant		$\geq 1000 \text{ V} $
Latch-Up (I-test) JESD78 compliant		—
Latch-Up (V_{supply} overvoltage test) JESD78 compliant		—
Latch-Up (Current Method) Proprietary method		$\geq 300 \text{ mA} $
Latch-Up (C-V Method) Proprietary method		—


- Current method of Latch-Up Resistance Test



Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow.
 Confirm the latch up does not occur under $I_{IN} = \pm 300 \text{ mA}$.
 In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

MB85R1002A

- C-V method of Latch-Up Resistance Test




Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.
Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

REFLOW CONDITIONS AND FLOOR LIFE

Item	Condition	
Method	IR (infrared reflow) , Convection	
Times	2	
Floor life	Before unpacking	Please use within 2 years after production.
	From unpacking to 2nd reflow	Within 8 days
	In case over period of floor life	Baking with 125 °C+/-3 °C for 24hrs+2hrs-0hrs is required. Then please use within 8 days. (Please remember baking is up to 2 times)
Floor life condition	Between 5 °C and 30 °C and also below 70%RH required. (It is preferred lower humidity in the required temp range.)	

Reflow Profile



- (a) Average ramp-up rate : 1 °C/s to 4 °C/s
- (b) Preheat & Soak : 170 °C to 190 °C, 60 s to 180 s
- (c) Average ramp-up rate : 1 °C/s to 4 °C/s
- (d) Peak temperature : Temperature 260 °C Max; 255 °C within 10 s
- (d') Liquidous temperature : Up to 230 °C within 40 s or
Up to 225 °C within 60 s or
Up to 220 °C within 80 s
- (e) Cooling : Natural cooling or forced cooling

Note : Temperature on the top of the package body is measured.

■ RESTRICTED SUBSTANCES

This product complies with the regulations below (Based on current knowledge as of November 2011).

- EU RoHS Directive (2002/95/EC)
- China RoHS (Administration on the Control of Pollution Caused by Electronic Information Products
(电子信息产品污染控制管理办法))
- Vietnam RoHS (30/2011/TT-BCT)

Restricted substances in each regulation are as follows.

Substances	Threshold	Contain status*
Lead and its compounds	1,000 ppm	○
Mercury and its compounds	1,000 ppm	○
Cadmium and its compounds	100 ppm	○
Hexavalent chromium compound	1,000 ppm	○
Polybrominated biphenyls (PBB)	1,000 ppm	○
Polybrominated diphenyl ethers (PBDE)	1,000 ppm	○

* : The mark of "○" shows below a threshold value.


■ ORDERING INFORMATION

Part Number	Package	Shipping form	Minimum shipping quantity
MB85R1002ANC-GE1	48-pin plastic TSOP (FPT-48P-M48)	Tray	1

MB85R1002A

■ PACKAGE DIMENSIONS


<p>48-pin plastic TSOP</p> <p>(FPT-48P-M48)</p>	Lead pitch	0.50 mm
	Package width × package length	12.00 mm × 12.40 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm MAX
	Weight	0.36 g



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>


■ MARKING

[MB85R1002A-GE1]



[FPT-48P-M48]

1.2 IEC (JEDEC) TRAY Dry Pack Packing Specifications



*1: For a product of which part number is suffixed with "E1", a "G" (Pb) mark is displayed to the moisture barrier bag and the inner boxes.

*2: The size of the outer box may be changed depending on the quantity of inner boxes.

*3: The space in the outer box will be filled with empty inner boxes, or cushions, etc.

*4: Please refer to an attached sheet about the indication label.

*5: The packing materials except tray may differ slightly from the color and dimensions depending on country of manufacture.

Note: The packing specifications may not be applied when the product is delivered via a distributor.

MB85R1002A

1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss tapping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]

XXXXXXXXXXXXXXXXXX (Customer part number or FJ part number)		← C-3 Label
(3N)1 XXXXXXXXXXXXXXXXXXXX XXX	(LEAD FREE mark)	
XXXXXXXXXXXXXXXXXX XXX	(Part number and quantity)	
	QC PASS	
(3N)2 XXXXXXXXXXXX XXXXXXX	(FJ control number)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Quantity)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Customer part number or FJ part number)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Customer part number or FJ part number bar code)	
XXXX/XX/XX (Packed years/month/day)	ASSEMBLED IN xxxx	← Perforated line
XXXXXXXXXXXXXXXXXX XXXXXXX	(Customer part number or FJ part number)	← Supplemental Label
XXXXXXXXXXXXXXXXXX XXXXXXX	(FJ control number bar code)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Package count)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Lot Number and quantity)	
XXXXXXXXXXXXXXXXXX XXXXXXX	(Comment)	

Label II-A: Label on Outer box [D Label] (100mm x 100mm)

<table border="1"> <tr> <td>発注者 XXXXXXXXXXXXXXX (Customer Name) (CUST.)</td> <td>受注者 (VENDOR) 富士通</td> </tr> <tr> <td>受渡場所名 XXXXXXXXXXXX (Delivery Address) (DELIVERY POINT)</td> <td>セミコンダクター株式会社</td> </tr> <tr> <td>納品キー番号 XXXXXXXXXXXXXXX (TRANS.NO.) (FJ control number)</td> <td>XXX (FJ control number)</td> </tr> <tr> <td>品名コード XXXXXXXXXXXXXXX (PART NO.) (Customer part number or FJ part number)</td> <td>XXX (FJ control number)</td> </tr> <tr> <td></td> <td>XXXXXXXXXXXXXXXXXX (Part number)</td> </tr> </table>		発注者 XXXXXXXXXXXXXXX (Customer Name) (CUST.)	受注者 (VENDOR) 富士通	受渡場所名 XXXXXXXXXXXX (Delivery Address) (DELIVERY POINT)	セミコンダクター株式会社	納品キー番号 XXXXXXXXXXXXXXX (TRANS.NO.) (FJ control number)	XXX (FJ control number)	品名コード XXXXXXXXXXXXXXX (PART NO.) (Customer part number or FJ part number)	XXX (FJ control number)		XXXXXXXXXXXXXXXXXX (Part number)	← D Label
発注者 XXXXXXXXXXXXXXX (Customer Name) (CUST.)	受注者 (VENDOR) 富士通											
受渡場所名 XXXXXXXXXXXX (Delivery Address) (DELIVERY POINT)	セミコンダクター株式会社											
納品キー番号 XXXXXXXXXXXXXXX (TRANS.NO.) (FJ control number)	XXX (FJ control number)											
品名コード XXXXXXXXXXXXXXX (PART NO.) (Customer part number or FJ part number)	XXX (FJ control number)											
	XXXXXXXXXXXXXXXXXX (Part number)											
品名 (PART NAME) XXXXXXXXXXXXXXX (Part number)												
人数/納入数量 XXX/XXX (Q'TY/TOTAL Q'TY)	単位 XX (UNIT)											
発注者用備考 (CUSTOMER'S REMARKS) XXXXXXXXXXXXXXXXXXXX	梱包個数 (PACKAGE COUNT) XXX/XXX											
(3N)3 XXXXXXXXXXXXXXX XXX	(FJ control number + Product quantity)											
	(FJ control number + Product quantity bar code)											
(3N)4 XXXXXXXXXXXXXXX XXX	(Part number + Product quantity)											
	(Part number + Product quantity bar code)											
(3N)5 XXXXXXXXXXXXXXX	(FJ control number)											
	(FJ control number bar code)											


Label II-B: Outer boxes product indicate

XXXXXXXXXXXXXXXXXX (Part number)		
(Lot Number)	(Count)	(Quantity)
XXXX-XXX	X 箱	XXX 個
XXXX-XXX	X 箱	XXX 個
	計	XXX 個

Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

1.4 Dimensions for Containers


(1) Dimensions for inner box



L	W	H
165	360	75

(Dimensions in mm)

(2) Dimensions for outer box



L	W	H
355	385	195

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
1	■ FEATURES	Revised the Data retention 10 years (+ 55 °C) →10 years (+ 55 °C), 55 years (+ 35 °C)
5	■ ABSOLUTE MAXIMUM RANGES	Revised the Storage Temperature – 40 °C → – 55 °C
9,10	■TIMING DIAGRAM	Correction of typos I/O8 → I/O16
12	■ POWER ON/OFF SEQUENCE	Deleted the following description: “Because turning the power-on from an intermediate level cause malfunction, when the power is turned on, V _{DD} is required to be started from 0V (see the figure below). ” Moved the following description under the table: “If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed. In case the power is turned on or off, use the power supply reset IC and fix the CE2 to low level, to prevent unexpected writing. Use either of $\overline{CE1}$ or CE2, or both to disable control of the device.”
	■ FRAM CHARACTERISTICS	Revised the table and Note

MEMO

MEMO

MEMO

MB85R1002A

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,
Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://us.fujitsu.com/micro/>

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://sg.fujitsu.com/semiconductor/>

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District,

Shanghai 201204, China

Tel : +86-21-6146-3688 Fax : +86-21-6146-3660

<http://cn.fujitsu.com/fss/>

Korea

FUJITSU SEMICONDUCTOR KOREA LTD.

902 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fsk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

2/F, Green 18 Building, Hong Kong Science Park,

Shatin, N.T., Hong Kong

Tel : +852-2736-3232 Fax : +852-2314-4207

<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department