# 8-bit Microcontrollers

# New 8FX MB95850K/860K/870K Series

## MB95F856K/F866K/F876K

#### ■ DESCRIPTION

The MB95850K/860K/870K Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

#### **■ FEATURES**

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock
  - Selectable main clock source

Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (4 MHz ±2%)

Main CR PLL clock

The main CR PLL clock frequency becomes 8 MHz ±2% when the PLL multiplier is 2.

The main CR PLL clock frequency becomes 10 MHz ±2% when the PLL multiplier is 2.5.

The main CR PLL clock frequency becomes 12 MHz ±2% when the PLL multiplier is 3.

The main CR PLL clock frequency becomes 16 MHz ±2% when the PLL multiplier is 4.

· Selectable subclock source

Sub-oscillation clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)

(Continued)

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



- Timer
  - 8/16-bit composite timer MB95F856K: 1 channel

MB95F866K/F876K: 2 channels

• 8/16-bit PPG

MB95F856K: 1 channel MB95F866K: 2 channels MB95F876K: 3 channels

- Time-base timer × 1 channel
- Watch counter × 1 channel
- Watch prescaler × 1 channel
- UART/SIO × 1 channel
  - Full duplex double buffer
  - Capable of clock-asynchronized (UART) serial data transfer and clock-synchronized (SIO) serial data transfer
- I<sup>2</sup>C bus interface × 1 channel
  - Built-in wake-up function
- External interrupt
  - MB95F856K: 6 channels MB95F866K: 8 channels MB95F876K: 10 channels
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
  - MB95F856K: 4 channels MB95F866K: 6 channels MB95F876K: 8 channels
  - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes

There are four standby modes as follows:

- Stop mode
- Sleep mode
- · Watch mode
- Time-base timer mode

In standby mode, two further options can be selected: normal standby mode and deep standby mode.

- I/O port
  - MB95F856K (no. of I/O ports: 21)

General-purpose I/O ports (CMOS I/O) : 17 General-purpose I/O ports (N-ch open drain) : 4

• MB95F866K (no. of I/O ports: 29)

General-purpose I/O ports (CMOS I/O) : 25 General-purpose I/O ports (N-ch open drain) : 4

• MB95F876K (no. of I/O ports: 45)

: 41 General-purpose I/O ports (CMOS I/O) General-purpose I/O ports (N-ch open drain) : 4

- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - · Built-in software watchdog timer
- Power-on reset
  - A power-on reset is generated when the power is switched on.
- Low-voltage detection (LVD) reset circuit
  - Built-in low-voltage detection function (The combination of detection voltage and release voltage can be selected from four options.)



# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (Continued)

- Comparator × 1 channel
  - Built-in dedicated BGR
  - The comparator reference voltage can be selected between the BGR voltage and the comparator pin.
- · Clock supervisor counter
  - Built-in clock supervisor counter
- Dual operation Flash memory
  - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
  - · Protects the content of the Flash memory.
- Touch sensor (TS)
  - Adjacent Pattern Interference Suppression (APIS™)
  - Three modes in APIS: APIS mode 1, APIS mode 2 and APIS mode 3
  - Configurable Automatic Impedance Calibration (AIC™)
  - Direct output (DIO) function

Note: APIS and AIC are registered trademarks of ATLab, Inc., South Korea.

• Beep output unit × 1 channel

## **■ PRODUCT LINE-UP**

Part number	LINE-UP							
Turt rumber	MB95F856K	MB95F866K	MB95F876K					
Deremeter	WID551 050K	WD35I GOOK	WID95I 676K					
Parameter		Floob momoriu product						
Туре		Flash memory product						
Clock supervisor counter	It supervises the main clock os	scillation and the subclock oscil	lation.					
Flash memory capacity		36 Kbyte						
RAM capacity		1 Kbyte						
Power-on reset		Yes						
Low-voltage detection reset		Yes						
Reset input		Selected through software						
CPU functions	<ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution</li> <li>Interrupt processing time</li> </ul>	struction bit length : 8 bits struction length : 1 to 3 bytes ata bit length : 1, 8 and 16 bits inimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) terrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)						
General-	• CMOS I/O : 17	• CMOS I/O : 25	• I/O port : 45 • CMOS I/O : 41 • N-ch open drain : 4					
Time-base timer	Interval time: 0.256 ms to 8.3 s	s (external clock frequency = 4	MHz)					
software watchdog timer		ed as the source clock of the so	oftware watchdog timer.					
	It can be used to replace three	T	T					
0/ 10 Bit	4 channels	6 channels	8 channels					
A/D converter	8-bit or 10-bit resolution can be	e selected.	<u> </u>					
	1 channel	2 channels	2 channels					
composite timer	<ul> <li>The timer can be configured as an "8-bit timer x 2 channels" or a "16-bit timer x 1 channel".</li> <li>It has the following functions: interval timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>							
	6 channels	8 channels	10 channels					
External interrupt		The rising edge, falling edge, an e device from different standby	nd both edges can be selected.) modes.					
I In-chin dehild	<ul><li>1-wire serial control</li><li>It supports serial writing (asy</li></ul>	rnchronous mode).						

# MB95850K/860K/870K Series

MB95F856K	MB95F866K		MB95F8	76K				
1 channel								
<ul> <li>It has a full duplex double bugenerator and an error detected</li> <li>It uses the NRZ type transfer</li> <li>LSB-first data transfer and M</li> </ul>	uffer, variable data leng tion function. format. SB-first data transfer ar	e available	to use.					
1 channel								
<ul><li>It has the following functions:</li></ul>	bus error function, arbi							
1 channels	channels 2 channels 3 channels							
Each channel can used as an "8-bit timer $\times$ 2 channels" or a "16-bit timer $\times$ 1 channel". The counter operating clock can be selected from eight clock sources.								
5 touch channels	8 touch channels	12 1	touch channel	s				
Five DIO pins as direct touch outputs								
The beep output unit can be ac	ctivated by using the sof	ftware or th	e TS.					
<ul> <li>The counter value can be sele</li> </ul>	ected from 0 to 63. (The	watch coun	ter can count f	or one minute				
Eight different time intervals ca	n be selected.							
1 channel								
The comparator reference volta comparator pin.	age can be selected bet	tween the E	BGR voltage a	nd the				
suspend/erase-resume common lt has a flag indicating the common Flash security feature for professional suspending suspen	nands. mpletion of the operation tecting the content of the	on of Embed ne Flash me	dded Algorithn emory					
		10000	100000					
Data retention time	20 years	10 years	5 years					
Stop mode Sleep mode Watch mode Time-base timer mode a standby mode, two further options can be selected: normal standby mode and deep								
	FPT-24P-M10							
	FPT-24P-M34 FPT-32P-M30 FPT-48P-M49 FPT-52P-M02							
	1 channel  Data transfer with UART/SIO  It has a full duplex double by generator and an error detect  It uses the NRZ type transfer  LSB-first data transfer and M  Clock-asynchronized (UART) transfer is enabled.  1 channel  Master/slave transmission ar  It has the following functions: detection function, wake-up start conditions.  1 channels  Each channel can used as are  The counter operating clock of touch channels  Two types of interrupt: GINT  8-bit resolution of touch strent  Five DIO pins as direct touch  Beep generation for tactile feet  The beep output unit can be act  Count clock: it can be selected when the clock source of one Eight different time intervals can be selected to the comparator pin.  It supports automatic programical transport of program/erase of the comparator pin.  It supports automatic programs uspend/erase-resume common comparator pin.  It has a flag indicating the comparator pin.  The comparator reference voltation time comparator pin.  The comparator reference voltation time.	1 channel  Data transfer with UART/SIO is enabled.  It has a full duplex double buffer, variable data leng generator and an error detection function.  It uses the NRZ type transfer format.  LSB-first data transfer and MSB-first data transfer and Clock-asynchronized (UART) serial data transfer and transfer is enabled.  1 channel  Master/slave transmission and receiving  It has the following functions: bus error function, arbid detection function, wake-up function, and functions START conditions.  1 channels  Each channel can used as an "8-bit timer × 2 channels touch channels  Each channel can used as an "8-bit timer × 2 channels touch channels  The counter operating clock can be selected from eight resolution of touch strength data (256 steps)  Five DIO pins as direct touch outputs  Beep generation for tactile feeling  The beep output unit can be activated by using the soil count clock: it can be selected from eight clock soure the counter value can be selected from 0 to 63. (The when the clock source of one second is selected and Eight different time intervals can be selected.  1 channel  The comparator reference voltage can be selected be comparator pin.  It supports automatic programming (Embedded Asuspend/erase-resume commands.  It has a flag indicating the completion of the operation of the suspend/erase-resume commands.  Flash security feature for protecting the content of the Number of program/erase cycles 1000 Data retention time 20 years  There are four standby modes as follows:  Stop mode  Watch mode  Time-base timer mode In standby mode, two further options can be selected: standby mode.	1 channel  • Data transfer with UART/SIO is enabled.  • It has a full duplex double buffer, variable data length (5/6/7/8 generator and an error detection function.  • It uses the NRZ type transfer format.  • LSB-first data transfer and MSB-first data transfer are available Clock-asynchronized (UART) serial data transfer and clock-syn transfer is enabled.  1 channel  • Master/slave transmission and receiving  • It has the following functions: bus error function, arbitration func detection function, wake-up function, and functions of generat START conditions.  1 channels  • Each channel can used as an "8-bit timer × 2 channels" or a "16 The counter operating clock can be selected from eight clock so touch channels  • Two types of interrupt: GINT for general purpose and TINT for the 8-bit resolution of touch strength data (256 steps)  • Five DIO pins as direct touch outputs  • Beep generation for tactile feeling  The beep output unit can be selected from eight clock sources from the Count clock: it can be selected from eight clock sources from the The counter value can be selected from 0 to 63. (The watch coun when the clock source of one second is selected and 60 is selected from the clock source of one second is selected and 60 is selected from eight clock sources from the The comparator reference voltage can be selected.  1 channel  The comparator reference voltage can be selected between the Ecomparator pin.  • It supports automatic programming (Embedded Algorithm), suspend/erase-resume commands.  • It has a flag indicating the completion of the operation of Embert Flash security feature for protecting the content of the Flash me Number of program/erase cycles  • Data retention time  • Stop mode  • Step mode  • Watch mode  • Time-base timer mode  In standby mode, two further options can be selected: normal stastandby mode.	1 channel  Data transfer with UART/SIO is enabled.  It has a full duplex double buffer, variable data length (5/6/7/8 bits), an intergenerator and an error detection function.  It uses the NRZ type transfer format.  LSB-first data transfer and MSB-first data transfer are available to use.  Clock-asynchronized (UART) serial data transfer are available to use.  Clock-asynchronized (UART) serial data transfer and clock-synchronized (Slettransfer is enabled.  I channel  Master/slave transmission and receiving  It has the following functions: bus error function, arbitration function, transmis detection function, wake-up function, and functions of generating and detect START conditions.  I channels  2 channels  3 channels  5 touch channel can used as an "8-bit timer × 2 channels" or a "16-bit timer × 1 the counter operating clock can be selected from eight clock sources.  The counter operating clock can be selected from eight clock sources.  Two types of interrupt: GINT for general purpose and TINT for touch detection 8-bit resolution of touch strength data (256 steps)  Five DIO pins as direct bouch outputs  Beep generation for tactile feeling  The beep output unit can be activated by using the software or the TS.  Count clock: it can be selected from eight clock sources from the watch presc.  The counter value can be selected from 0 to 63. (The watch counter can count fwhen the clock source of one second is selected and 60 is selected as the cellight different time intervals can be selected.  I channel  The comparator reference voltage can be selected between the BGR voltage acomparator pin.  It thas a flag indicating the completion of the operation of Embedded Algorithm Flash security feature for protecting the content of the Flash memory  Number of program/erase cycles  1000  10000  10000  1000000				

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F856K	MB95F866K	MB95F876K
FPT-24P-M10	0	Х	X
FPT-24P-M34	0	Х	Х
FPT-32P-M30	Х	0	X
FPT-48P-M49	Х	Х	0
FPT-52P-M02	Х	Х	0

O: Available X: Unavailable

# **PRELIMINARY**

# MB95850K/860K/870K Series

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

#### • Current consumption

When using the on-chip debug function, take account of the current consumption of Flash program/erase. For details of current consumption, see "ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".


#### · Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "■ ELECTRICAL CHARACTERISTICS".


#### • On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 24 EXAMPLE OF SERIAL PROGRAMMING CONECTION" in the hardware manual of the MB95850K/860K/870K Series.


#### **■ PIN ASSIGNMENT**




\*: High-current pin (8 mA/12 mA)



\*: High-current pin (8 mA/12 mA)



\*: High-current pin (8 mA/12 mA)



### **■ PIN FUNCTIONS (MB95850K SERIES)**

		I/O circuit	95850K SERIES)		I/O type				
rin no.	Pin name	type*1	Function	Input	Output	OD*2	PU*3		
	PG2		General-purpose I/O port						
1	X1A	С	Subclock oscillation I/O pin	Hysteresis	CMOS	_	О		
	DIO03		TS direct output ch. 3 pin						
	PG1		General-purpose I/O port						
2	X0A	С	Subclock oscillation input pin	Hysteresis	CMOS	_	О		
	DIO04		TS direct output ch. 4 pin						
3	С	_	Decoupling capacitor connection pin	_	_	_	_		
4	PF1	р	General-purpose I/O port	Lhustanasia	CMOC				
4	X1	В	Main clock I/O oscillation pin	Hysteresis	CMOS				
_	PF0	D	General-purpose I/O port	Lhatanasia	CMCC				
5	X0	В	Main clock input oscillation pin	Hysteresis	CMOS				
6	Vss	_	Power supply pin (GND)	_	_	_	_		
7	Vcc	_	Power supply pin	_	_	_	_		
-	P71	-	General-purpose I/O port	Hysteresis/	CMCC				
8	S05	F	TS touch ch. 5 input pin	analog	CMOS		О		
-	P70	-	General-purpose I/O port	Hysteresis/	CMCC				
9	S04	F	TS touch ch. 4 input pin	analog	CMOS		О		
40	P67	-	General-purpose I/O port	Hysteresis/	CMCC				
10	S03	F	TS touch ch. 3 input pin	analog	CMOS	_	О		
11	P66	F	General-purpose I/O port	Hysteresis/	CMOS	_	0		
11	S02	F	TS touch ch. 2 input pin	analog			О		
10	P65	F	General-purpose I/O port	Hysteresis/	CMOS		0		
12	S01	Г	TS touch ch. 1 input pin	analog	CIVIOS		О		
40	P63	F	General-purpose I/O port	Hysteresis/	CMOC		0		
13	AREF	Г	TS reference impedance input pin	analog	CMOS		О		
4.4	PF2	۸	General-purpose I/O port	Lhustanasia	CMOC				
14	RST	A	Reset pin	Hysteresis	CMOS	О			
	P15		General-purpose I/O port						
15	INT00	G	External interrupt input pin	Hysteresis	CMOS	_	О		
	UCK0		UART/SIO ch. 0 clock I/O pin						
	P14		General-purpose I/O port						
40	INT01	_	External interrupt input pin	Lhustanasia	CMOC				
16	UO0	G	UART/SIO ch. 0 data output pin	Hysteresis	CMOS	_	О		
	DIO00		TS direct output ch. 0 pin						
	P13		General-purpose I/O port						
47	INT04		External interrupt input pin	CMCC	CNACC				
17	17 UIO		UART/SIO ch. 0 data input pin	- CMOS	CMOS	_	О		
	DIO02		TS direct output ch. 2 pin						

D:	D:	I/O circuit	Francisco		I/O type		
Pin no.	Pin name	type*1	Function	Input	Output	OD*2	PU*3
	P46		General-purpose I/O port				
18	INT06	I	External interrupt input pin	CMOS	CMOS	О	_
	SDA		I <sup>2</sup> C bus interface ch. 0 data I/O pin				
	P47		General-purpose I/O port				
19	INT07	ļ	External interrupt input pin	CMOS	CMOS	О	_
	SCL		I <sup>2</sup> C bus interface ch. 0 clock I/O pin				
	P04		General-purpose I/O port				
	AN00		8/10-bit A/D converter analog input pin	Liveteresia/			
20	20 BEEP E	Е	Beep output pin	Hysteresis/ analog	CMOS		О
DIO01		TS direct output ch. 1 pin	unalog				
	TO01		8/16-bit composite timer ch. 0 output pin				
	P05		General-purpose I/O port				
	INT05		External interrupt input pin				
21	AN01	E	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS	_	0
21	CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin	analog			
	TO00		8/16-bit composite timer ch. 0 output pin				
	P06		General-purpose I/O port High-current pin				
22	AN02	K	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS	_	О
	CMP0_O		Comparator ch. 0 digital output pin	analog			
	PPG00		8/16-bit PPG ch. 0 output pin				
	P07		General-purpose I/O port High-current pin				
23	AN03	К	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS		
23	CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin	analog	CIVIOS	_	О
	PPG01		8/16-bit PPG ch. 0 output pin				
	P10		General-purpose I/O port				
24	24 DBG		DBG input pin	Hysteresis	is CMOS	6 O	_
	EC0		8/16-bit composite timer ch. 0 clock input pin				

(O: Available)

<sup>\*1:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

<sup>\*2:</sup> N-ch open drain

<sup>\*3:</sup> Pull-up

## **■ PIN FUNCTIONS (MB95860K SERIES)**

D'	D:	I/O circuit	Formation		I/O type		
Pin no.	Pin name	type*1	Function	Input	Output	OD*2	PU*3
1	PF1	-	General-purpose I/O port	Lluctorosio	CMOC		
1	X1	В	Main clock I/O oscillation pin	Hysteresis	CMOS		
2	PF0	6	General-purpose I/O port	Lhustavasia	CMOC		
2	X0	В	Main clock input oscillation pin	Hysteresis	CMOS		
3	Vss		Power supply pin (GND)	_	_	_	_
4	Vcc		Power supply pin	_	_	_	_
	P73	L	General-purpose I/O port	Hysteresis/	CMOC		
5	S07	F	TS touch ch. 7 input pin	analog	CMOS	_	О
	P72	F	General-purpose I/O port	Hysteresis/	CMOC		
6	S06	F	TS touch ch. 6 input pin	analog	CMOS	_	О
7	P71	L	General-purpose I/O port	Hysteresis/	CMOS		
7	S05	F	TS touch ch. 5 input pin	analog	CIVIOS	_	О
0	P70	-	General-purpose I/O port	Hysteresis/	OMOC		
8	S04	F	TS touch ch. 4 input pin	analog	CMOS		О
0	P67	-	General-purpose I/O port	Hysteresis/	OMOC		
9	S03	F	TS touch ch. 3 input pin	analog	CMOS		О
40	P66	L	General-purpose I/O port	Hysteresis/	CMOC		
10	S02	F	TS touch ch. 2 input pin	analog	CMOS	_	О
4.4	P65	L	General-purpose I/O port	Hysteresis/ analog	CMOC		
11	S01	F	TS touch ch. 1 input pin		CMOS		О
40	P64	L	General-purpose I/O port	Hysteresis/	01400		
12	S00	F	TS touch ch. 0 input pin	analog	CMOS	_	О
13	P63	F	General-purpose I/O port	Hysteresis/	CMOS		
13	AREF	Г	TS reference impedance input pin	analog	CIVIOS		О
4.4	PF2	۸	General-purpose I/O port	Lhustavasia	CMOC		
14	RST	Α	Reset pin	Hysteresis	CMOS	О	_
	P60		General-purpose I/O port				
15	EC1	G	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS	_	О
	DIO00		TS direct output ch. 0 pin				
	P15		General-purpose I/O port				
16	INT00	G	External interrupt input pin	Hysteresis	CMOS	_	О
	UCK0		UART/SIO ch. 0 clock I/O pin				
	P14		General-purpose I/O port				
17	INT01	G	External interrupt input pin	Hysteresis	CMOS	_	О
	UO0		UART/SIO ch. 0 data output pin				
	P13		General-purpose I/O port				
18	INT04	1	External interrupt input pin	CMOS	CMOS		0
10	UI0	J	UART/SIO ch. 0 data input pin		CIVIUS	;   —	
	DIO02		TS direct output ch. 2 pin				



14

Dia -	D:	I/O circuit			I/O type	I/O type				
Pin no.	Pin name	type*1	Function	Input	Output	OD*2	PU*3			
	P46		General-purpose I/O port							
19	INT06	1	External interrupt input pin	CMOS	CMOS	О	_			
	SDA		I <sup>2</sup> C bus interface ch. 0 data I/O pin							
	P47		General-purpose I/O port							
20	INT07	I	External interrupt input pin	CMOS	CMOS	О	_			
	SCL		I <sup>2</sup> C bus interface ch. 0 clock I/O pin							
	P02		General-purpose I/O port							
21	INT02	G	External interrupt input pin	Hysteresis	CMOS	_	О			
	TO10		8/16-bit composite timer ch. 1 output pin							
	P03		General-purpose I/O port							
22	INT03	G	External interrupt input pin	Hysteresis	CMOS	_	О			
	TO11		8/16-bit composite timer ch. 1 output pin							
	P04		General-purpose I/O port							
23	AN00	Е	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS		0			
BEEP	L	Beep output pin	analog	CIVIOS						
	DIO01		TS direct output ch. 1 pin							
	P05		General-purpose I/O port							
	INT05		External interrupt input pin	Hysteresis/						
24	AN01	E	8/10-bit A/D converter analog input pin	analog	CMOS	—	О			
	CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin	Ç						
	P06		General-purpose I/O port High-current pin							
25	AN02	K	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS	_	О			
	CMP0_O		Comparator ch. 0 digital output pin	analog						
	PPG00		8/16-bit PPG ch. 0 output pin							
	P07		General-purpose I/O port High-current pin							
200	AN03	1/2	8/10-bit A/D converter analog input pin	Hysteresis/	CMOC					
26	CMP0_P	К	Comparator ch. 0 non-inverting analog input (positive input) pin	analog	CMOS	_	О			
	PPG01		8/16-bit PPG ch. 0 output pin							
	P44		General-purpose I/O port High-current pin							
	AN06	-   	8/10-bit A/D converter analog input pin		Hysteresis/					
27	TO00	K	8/16-bit composite timer ch. 0 output pin	analog	CMOS	—	О			
	DIO03		TS direct output ch. 3 pin	<u>_</u>						
	PPG10		8/16-bit PPG ch. 1 output pin							



# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (Continued)

Din no	Pin name	I/O circuit	Function		I/O type		
FIII IIO.	Finnanie	type*1	Function	Input	Output	OD*2	PU*3
	P45		General-purpose I/O port High-current pin				
00	AN07	17	8/10-bit A/D converter analog input pin	Hysteresis/	01400		
28	DIO04 PPG11	8/16-bit composite timer ch. 0 output pin	analog	CMOS	_	О	
		TS direct output ch. 4 pin					
		8/16-bit PPG ch. 1 output pin					
	P10		General-purpose I/O port		CMOS	О	
29	DBG	Н	DBG input pin	Hysteresis			_
	EC0		8/16-bit composite timer ch. 0 clock input pin				
	PG2		General-purpose I/O port				
30	X1A	С	Subclock oscillation I/O pin	Hysteresis	CMOS	_	О
	DIO03		TS direct output ch. 3 pin				
	PG1		General-purpose I/O port				
31	X0A	С	Subclock oscillation input pin	Hysteresis	CMOS	_	О
	DIO04		TS direct output ch. 4 pin				
32	С		Decoupling capacitor connection pin			_	_

(O: Available)

<sup>\*1:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

<sup>\*2:</sup> N-ch open drain

<sup>\*3:</sup> Pull-up

### **■ PIN FUNCTIONS (MB95870K SERIES)**

Pin	no.		1/0			I/O type		
LQFP48*1	LQFP52*2	Pin name	circuit type*3	Function	Input	Output	OD*4	PU*5
1	1	PF1	В	General-purpose I/O port	Llyotoropio	CMOS		
1	1	X1	Ь	Main clock I/O oscillation pin	Hysteresis	CIVIOS	_	
2	2	PF0	В	General-purpose I/O port	Hysteresis	CMOS		
۷	2	X0	Ь	Main clock input oscillation pin	Trysleresis	CIVIOS	_	_
3	3	Vss	_	Power supply pin (GND)	_	_	_	_
4	4	Vcc		Power supply pin	_	_	_	_
5	5	P77	F	General-purpose I/O port	Hysteresis/	CMOS		0
5	5	S11	Г	TS touch ch. 11 input pin	analog	CIVIOS		
6	6	P76	F	General-purpose I/O port	Hysteresis/	CMOS		О
Ü	O	S10	Г	TS touch ch. 10 input pin	analog	CIVIOS		
_	7	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_	_	_
7	8	P75	F	General-purpose I/O port	Hysteresis/	CMOS		
1	0	S09	Г	TS touch ch. 9 input pin	analog	CIVIOS		О
8	9	P74	F	General-purpose I/O port	Hysteresis/	CMOS		0
O	9	S08	Г	TS touch ch. 8 input pin	analog	CIVIOS		
9	10	P73	F	General-purpose I/O port	Hysteresis/	CMOS		О
9	10	S07	Г	TS touch ch. 7 input pin	analog	CIVIOS		
10	11	P72	F	General-purpose I/O port	Hysteresis/	CMOS		О
10	11	S06	Г	TS touch ch. 6 input pin	analog	CIVIOS		
11	12	P71	F	General-purpose I/O port	Hysteresis/	CMOS		О
11	12	S05	Г	TS touch ch. 5 input pin	analog	CIVIOS		
12	13	P70	F	General-purpose I/O port	Hysteresis/	CMOS		0
12	13	S04	ı	TS touch ch. 4 input pin	analog	CIVIOS	_	
13	14	P67	F	General-purpose I/O port	Hysteresis/	CMOS		О
13	14	S03	Г	TS touch ch. 3 input pin	analog	CIVIOS	_	
14	15	P66	F	General-purpose I/O port	Hysteresis/ CM(	CMOS		О
14	10	S02	I <sup>-</sup>	TS touch ch. 2 input pin	analog	CIVIOS		
15	16	P65	F	General-purpose I/O port	Hysteresis/ CMOS		О	
10	10	S01	F	TS touch ch. 1 input pin	analog	CIVIOS		U

Pin	no.		I/O			I/O type											
LQFP48*1	LQFP52*2	Pin name	circuit type*3	Function	Input	Output	OD*4	PU*⁵									
16	17	P64	F	General-purpose I/O port	Hysteresis/	CMOS		0									
10	17	S00	Г	TS touch ch. 0 input pin	analog	CIVIOS	_										
		P63		General-purpose I/O port	Hystorogia/												
17	18	AREF	F	TS reference impedance input pin	Hysteresis/ analog	CMOS	_	О									
18	19	PF2	А	General-purpose I/O port	Hysteresis	CMOS	0										
10	19	RST		Reset pin	Tiyoteresis	CIVIOS											
_	20	NC		It is an internally connected pin. Always leave it unconnected.	_	_	_										
19	21	P62	G	General-purpose I/O port	Hysteresis	CMOS		0									
19	21	PPG21	G	8/16-bit PPG ch. 2 output pin	TIYSICICSIS	CIVIOS											
20	22	P61	G	General-purpose I/O port	Hysteresis	CMOS		О									
20	22	PPG20	G	8/16-bit PPG ch. 2 output pin	Tiysteresis	CIVIOS											
		P60		General-purpose I/O port	Hysteresis												
21	21 23	EC1		8/16-bit composite timer ch. 1 clock input pin		CMOS	_	О									
		DIO00		TS direct output ch. 0 pin													
		P17		General-purpose I/O port													
22	24	INT08	G	External interrupt input pin	Hysteresis	CMOS	_	О									
	2.	TO10	J	8/16-bit composite timer ch. 1 output pin	Tysteresis	000											
		P16		General-purpose I/O port													
23	25	INT09	G	External interrupt input pin	Hysteresis	CMOS	_	О									
23	23	TO11	0	8/16-bit composite timer ch. 1 output pin	Trystorosis	OWIGO											
24	200	P15	•	General-purpose I/O port	Lluctorooio	CMOS		0									
24	26	UCK0	G	UART/SIO ch. 0 clock I/O pin	Hysteresis	CIVIOS	_	О									
25	07	P14	G	General-purpose I/O port	Lluctorosio	CMOS											
25	27	UO0	G	UART/SIO ch. 0 data output pin	Hysteresis	CIVIOS	_	О									
		P13		General-purpose I/O port													
26	28	UI0	J	UART/SIO ch. 0 data input pin	CMOS	CMOS	_	О									
		DIO02		TS direct output ch. 2 pin													
27	29	P12	G	General-purpose I/O port	Hysteresis	CMOS		О									
21	29	BEEP	G	Beep output pin	пузістезіз	CIVIOS	_										
		P11		General-purpose I/O port													
28	30	30 EC0 G 8/1 clos	8/16-bit composite timer ch. 0 clock input pin	Hysteresis	CMOS	_	О										
				TS direct output ch. 1 pin													

Pin	no.		I/O			I/O type														
LQFP48*1	LQFP52*2	Pin name	circuit type*3	Function	Input	Output	OD*4	PU*5												
		P46		General-purpose I/O port																
29	31	SDA	I	I <sup>2</sup> C bus interface ch. 0 data I/O pin	CMOS	CMOS	О	_												
		P47		General-purpose I/O port																
30	32	SCL	I	I <sup>2</sup> C bus interface ch. 0 clock I/O pin	CMOS	CMOS	О	_												
_	33	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_	_	_												
31	34	P00	G	General-purpose I/O port	Llyotoropio	CMOS		0												
31	34	INT00	G	External interrupt input pin	Hysteresis	CIVIOS	_	О												
32	35	P01	G	General-purpose I/O port	Llyotoropio	CMOS		0												
32	33	INT01	G	External interrupt input pin	Hysteresis	CIVIOS	_													
33	36	P02	G	General-purpose I/O port	Llystorosis	Llyotoropio	01400													
33	30	INT02	G	External interrupt input pin	Hysteresis	CMOS	_	О												
34	37	P03	G	General-purpose I/O port	Hysteresis	Hyetorosis	Hystorosis	Hyetarasis	Hyetarasis	Hyptoropio	Lluctorosio	I li vete ne ele	Lhustavasia	Llyotoropio	Hystorosis	Hyetarasis	Lluctoropio	CMOS		0
34	31	INT03	G	External interrupt input pin	пузістезіз	CIVIOS	_													
		P04		General-purpose I/O port	Hysteresis/ analog															
35	38	INT04	E	External interrupt input pin		CMOS	_	О												
00	35   36	AN00		8/10-bit A/D converter analog input pin																
		P05		General-purpose I/O port			_													
		INT05		External interrupt input pin																
36	39	AN01		8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS		О												
		CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin																
		P06		General-purpose I/O port High-current pin																
37	40	AN02	K	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О												
		CMP0_O		Comparator ch. 0 digital output pin																
		P07		General-purpose I/O port High-current pin																
38	41	AN03	K	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О												
		CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin																
		P40		General-purpose I/O port High-current pin	That is the															
39	42	AN04	K	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О												
		PPG00		8/16-bit PPG ch. 0 output pin																



Pin	no.		I/O			I/O type		
LQFP48*1	LQFP52*2	Pin name	type*3	Function	Input	Output	OD*4	PU*5
		P41		General-purpose I/O port High-current pin	Hysteresis/			
40	43	AN05	K	8/10-bit A/D converter analog input pin	analog	CMOS	_	О
		PPG01	1	8/16-bit PPG ch. 0 output pin				
44	4.4	P42		General-purpose I/O port High-current pin	Lhostonosia	01400	_	
41	44	INT06	D	External interrupt input pin	Hysteresis	CMOS		О
		PPG10		8/16-bit PPG ch. 1 output pin				
40	45	P43		General-purpose I/O port High-current pin		01400		
42	45	INT07	D	External interrupt input pin	Hysteresis	CMOS	_	О
		PPG11		8/16-bit PPG ch. 1 output pin				
_	46	NC		It is an internally connected pin. Always leave it unconnected.	_	_	_	_
	47	P44		General-purpose I/O port High-current pin	Hysteresis/ analog	CMOS	_	
43		AN06	K i	8/10-bit A/D converter analog input pin				О
		TO00		8/16-bit composite timer ch. 0 output pin				
		DIO03		TS direct output ch. 3 pin				
		P45		General-purpose I/O port High-current pin				
44	48	AN07		8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		TO01		8/16-bit composite timer ch. 0 output pin	analog			
		DIO04		TS direct output ch. 4 pin				
45	49	P10	Н	General-purpose I/O port	Hysteresis	CMOS	0	
40	43	DBG	11	DBG input pin	11931010313	CIVICS		
		PG2 General-purpose I/O port						
46	50	X1A	С	Subclock oscillation I/O pin	Hysteresis	CMOS	—	О
		DIO03		TS direct output ch. 3 pin				

# MB95850K/860K/870K Series

# **PRELIMINARY**

#### (Continued)

Pin no.			.1/0		I/O type			
LQFP48*1	LQFP52*2	Pin name	type*3		Input	Output	OD*4	PU*5
47	51	PG1	С	General-purpose I/O port	Hysteresis	CMOS	_	О
		X0A		Subclock oscillation input pin				
		DIO04		TS direct output ch. 4 pin				
48	52	С		Decoupling capacitor connection pin	_	_	_	_

(O: Available)

<sup>\*1:</sup> FPT-48P-M49


<sup>\*2:</sup> FPT-52P-M02

<sup>\*3:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

<sup>\*4:</sup> N-ch open drain

<sup>\*5:</sup> Pull-up


#### **■ I/O CIRCUIT TYPE**



Туре	Circuit	Remarks
D	Pull-up cont	CMOS output     Hysteresis input     Pull-up control
	P-ch Digital outpu	- I link assument asstant
	Digital outpu	ut
	Standby cor	ntrol
	Hysteresis in	
Е	Pull-up cont	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>Pull-up control</li> </ul>
	P-ch Digital outpu	
	Digital outpu	ut
	Analog inpu	t
	A/D control Standby cor Hysteresis in	
F	Pull-up cont	CMOS output     Hysteresis input     Pull-up control
	P-ch P-ch Digital outpu	• Touch input
	Digital outpu	High electrostatic discharge (ESD)
	Touch input	
	TS control Standby cor	atrol
	Hysteresis in	
G	Pull-up cont	CMOS output     Hysteresis input     Pull-up control
	P-ch P-ch Digital outpu	·
	Digital outpu	ut
	N-ch Standby cor	ntrol
	Hysteresis in	nput
Н	Standby co	• Hysteresis input
	Hysteresis	input
	Digital output  N-ch	

# **PRELIMINARY**

# MB95850K/860K/870K Series



#### ■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

#### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

#### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

#### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Code: DS00-00004-1E

DS702-00013-0v02-E

#### • Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

#### • Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### • Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### • Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### • Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### • Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moistureresistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125 °C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

## MB95850K/860K/870K Series

#### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

#### ■ NOTES ON DEVICE HANDLING

#### · Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "ELECTRICAL CHARACTERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### · Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

#### · Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2  $k\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### · Power supply pins


To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the Vcc pin and the Vss pin at a location close to this device.

#### • DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k $\Omega$  or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor. The recommended layout method illustrated in the following diagram aims to avoid noise coupled between the subclock oscillation I/O pin (X1A) and the DBG pin, which may cause the suboscillator to malfunction.



#### RST pin


Connect the  $\overline{\mathsf{RST}}$  pin to an external pull-up resistor of 2 k $\Omega$  or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the  $\overline{RST}$  pin and that between a pull-up resistor and the Vcc pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

#### • C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



#### Note on serial communication


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, take measures such as adding a checksum to the end of data in order to detect errors. If an error is detected, retransmit the data.

### ■ BLOCK DIAGRAM (MB95850K SERIES)




### ■ BLOCK DIAGRAM (MB95860K SERIES)

32



### ■ BLOCK DIAGRAM (MB95870K SERIES)



#### **■ CPU CORE**

Memory space

The memory space of the MB95850K/860K/870K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95850K/860K/870K Series are shown below.

Memory maps

• Memory maps		
0x00	I/O area	
0x00	Access prohibited	
0x00 0x00 0x01	RAM 1 Kbyte	
0.00	Registers	
0x02	0	
0x04	0	
0.004		
	Access prohibited	
0x0E	00	
0x0F	Access prohibited	
0x0F 0x10	Extended I/O area	
UX10	00	
	Flash memory 4 Kbyte	
	riasii ilieiliuiy 4 Nuyte	
0x20	00	
0,20		
	Access prohibited	
0x80	00	
	Flash memory 32 Kbyte	
0xFF	F L	
UXFF	•	

## **PRELIMINARY**

## MB95850K/860K/870K Series

#### ■ MEMORY SPACE

The memory space of the MB95850K/860K/870K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas for specific applications such as general-purpose registers and a vector table.

- I/O area (addresses: 0x0000 to 0x007F)
  - This area contains the control registers and data registers for built-in peripheral functions.
  - As the I/O area forms part of the memory space, it can be accessed in the same way as the memory. It can also be accessed at high-speed by using direct addressing instructions.
- Extended I/O area (addresses: 0x0E00 to 0x0EFF and 0x0F80 to 0x0FFF)
  - This area contains the control registers and data registers for built-in peripheral functions.
  - As the extended I/O area forms part of the memory space, it can be accessed in the same way as the memory.


#### · Data area

- Static RAM is incorporated in the data area as the internal data area.
- The internal RAM size varies according to product.
- The RAM area from 0x0090 to 0x00FF can be accessed at high-speed by using direct addressing instructions.
- The area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- The area from 0x0100 to 0x01FF can be used as a general-purpose register area.

#### • Program area

- The Flash memory is incorporated in the program area as the internal program area.
- The Flash memory size varies according to product.
- The area from 0xFFC0 to 0xFFFF is used as the vector table.
- The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register.

Memory space map



#### ■ AREAS FOR SPECIFIC APPLICATIONS

The general-purpose register area and vector table area are used for the specific applications.

- General-purpose register area (Addresses: 0x0100 to 0x01FF)
  - This area contains the auxiliary registers used for 8-bit arithmetic operations, transfer, etc.
  - As this area forms part of the RAM area, it can also be used as conventional RAM.
  - When the area is used as general-purpose registers, general-purpose register addressing enables highspeed access with short instructions.
- Non-volatile register data area (Addresses: 0xFFBB to 0xFFBF)
  - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register. For details, refer to "CHAPTER 24 NON-VOLATILE REGISTER (NVR) INTERFACE" in the hardware manual of the MB95850K/860K/870K Series.
- Vector table area (Addresses: 0xFFC0 to 0xFFFF)
  - This area is used as the vector table for vector call instructions (CALLV), interrupts, and resets.
  - The top of the Flash memory area is allocated to the vector table area. The start address of a service routine is set to an address in the vector table in the form of data.
  - "■ INTERRUPT SOURCE TABLE (MB95850K SERIES)", "■ INTERRUPT SOURCE TABLE (MB95860K SERIES)" and "■ INTERRUPT SOURCE TABLE (MB95870K SERIES)" list the vector table addresses corresponding to vector call instructions, interrupts, and resets.

For details, refer to "CHAPTER 4 RESET", "CHAPTER 5 INTERRUPTS" and "A.2 Special Instruction ■ Special Instruction ● CALLV #vct" in the hardware manual of the MB95850K/860K/870K Series.

· Direct bank pointer and access area

Direct bank pointer (DP[2:0])	Operand-specified dir	Access area
0bXXX (It does not affect mapping.)	0x0000 to 0x007F	0x0000 to 0x007F
0b000 (Initial value)	0x0090 to 0x00FF	0x0090 to 0x00FF
0b001		0x0100 to 0x017F
0b010		0x0180 to 0x01FF
0b011		0x0200 to 0x027F
0b100	0x0080 to 0x00FF	0x0280 to 0x02FF
0b101		0x0300 to 0x037F
0b110		0x0380 to 0x03FF
0b111		0x0400 to 0x047F

# ■ I/O MAP (MB95850K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b0000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b0000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b0000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E to 0x0011	_	(Disabled)	_	_
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b0000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b00000000
0x001A, 0x001B	_	(Disabled)	_	_
0x001C	STBC2	Standby control register 2	R/W	0b0000000
0x001D to 0x0027	_	(Disabled)	_	
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E to 0x0031	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000
0x0033	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038, 0x0039	_	(Disabled)	_	_
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C to 0x0047	_	(Disabled)	_	_
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	_	(Disabled)	_	_
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C, 0x004D	_	(Disabled)		
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C to 0x005F	<u> </u>	(Disabled)	_	_
0x0060	IBCR00	I <sup>2</sup> C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I <sup>2</sup> C bus control register 1 ch. 0	R/W	0b00000000
0x0062	IBSR0	I <sup>2</sup> C bus status register ch. 0	R/W	0b00000000
0x0063	IDDR0	I <sup>2</sup> C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I <sup>2</sup> C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I <sup>2</sup> C clock control register ch. 0	R/W	0b00000000
0x0066 to 0x006B	_	(Disabled)	_	_



40

Address	Register abbreviation	Register name	R/W	Initial value
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	_	_
0x0E10	BPFREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TS touch channel enable register 0	R/W	0b00000000
0x0E12	TER1	TS touch channel enable register 1	R/W	0b00000000
0x0E13	PSC	TS prescaler control register	R/W	0b00100000
0x0E14	WRESET	TS warm reset register	R/W	0b00000000
0x0E15	RSEL0	TS sensitivity select register 0	R/W	0b00000010
0x0E16	RSEL1	TS sensitivity select register 1	R/W	0b00010010
0x0E17	RSEL2	TS sensitivity select register 2	R/W	0b00010010
0x0E18	RSEL3	TS sensitivity select register 3	R/W	0b00010010
0x0E19				
to 0x0E1B	_	(Disabled)	-	_
0x0E1C	BPDUR	TS beep duration setting register	R/W	0b00000000
0x0E1D	DIOR1	TS direct output control register 1	R/W	0b00000000
0x0E1E	DIOR2	TS direct output control register 2	R/W	0b00000000
0x0E1F	DIOR3	TS direct output control register 3	R/W	0b00000000
0x0E20	FTSEL	TS feature select register	R/W	0b00000100



Address	Register abbreviation	Register name	R/W	Initial value
0x0E21	AICWAT	TS AIC wait time setting register	R/W	0b00100111
0x0E22	CALITV	TS calibration interval setting register	R/W	0b00110000
0x0E23	ITGTM	TS integration time setting register	R/W	0b00001111
0x0E24	IDLETM	TS idle time setting register	R/W	0b00001111
0x0E25	CONTROL	TS control register	R/W	0b00000000
0x0E26	INTMR	TS interrupt mask register	R/W	0b00011000
0x0E27	INTCR	TS interrupt clear register	R/W	0b00000000
0x0E28	FLTP	TS filter period setting register	R/W	0b00000000
0x0E29	FLTTH	TS filter threshold setting register	R/W	0b00000000
0x0E2A	REFDLY	TS reference delay setting register	R/W	0b00000000
0x0E2B				
to 0x0E30	_	(Disabled)	_	_
0x0E31	ALPH1	TS alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPH2	TS alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPH3	TS alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPH4	TS alpha value setting register ch. 4	R/W	0b00001000
0x0E35	ALPH5	TS alpha value setting register ch. 5	R/W	0b00001000
0x0E36				
to 0x0E3F	_	(Disabled)	-	_
0x0E40	BETA	TS beta value setting register	R/W	0b00000100
0x0E40	DLIA	To beta value setting register	10,00	0000000100
to	_	(Disabled)	_	_
0x0E50	0.757114		5.04/	01.00000001
0x0E51	STRTH1	TS touch strength threshold setting register ch. 1	R/W	0b00000001
0x0E52	STRTH2	TS touch strength threshold setting register ch. 2	R/W	0b00000001
0x0E53	STRTH3	TS touch strength threshold setting register ch. 3	R/W	0b0000001
0x0E54	STRTH4	TS touch strength threshold setting register ch. 4	R/W	0b00000001
0x0E55	STRTH5	TS touch strength threshold setting register ch. 5	R/W	0b00000001
0x0E56 to 0x0E60	_	(Disabled)	-	_
0x0E61	STR1	TS touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STR2	TS touch strength register ch. 2	R	0bXXXXXXXX
0x0E63	STR3	TS touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STR4	TS touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STR5	TS touch strength register ch. 5	R	0bXXXXXXXX
0x0E66				
to 0x0E70	_	(Disabled)	-	_

Address	Register abbreviation	Register name	R/W	Initial value
0x0E71	CALIP1	TS calibrated impedance register ch. 1	R	0b0XXXXXXX
0x0E72	CALIP2	TS calibrated impedance register ch. 2	R	0b0XXXXXXX
0x0E73	CALIP3	TS calibrated impedance register ch. 3	R	0b0XXXXXXX
0x0E74	CALIP4	TS calibrated impedance register ch. 4	R	0b0XXXXXXX
0x0E75	CALIP5	TS calibrated impedance register ch. 5	R	0b0XXXXXXX
0x0E76 to 0x0E80	_	(Disabled)	_	_
0x0E81	IMPE1	TS impedance register ch. 1	R	0b0XXXXXXX
0x0E82	IMPE2	TS impedance register ch. 2	R	0b0XXXXXXX
0x0E83	IMPE3	TS impedance register ch. 3	R	0b0XXXXXXX
0x0E84	IMPE4	TS impedance register ch. 4	R	0b0XXXXXXX
0x0E85	IMPE5	TS impedance register ch. 5	R	0b0XXXXXXX
0x0E86 to 0x0E8F	_	(Disabled)	_	_
0x0E90	TOUCHL	TS touch data register (lower)	R	0bXXXXXXXX
0x0E91	TOUCHH	TS touch data register (upper)	R	0b0000XXXX
0x0E92	INTPR	TS interrupt pending register	R	0b000XXXXX
0x0E93 to 0x0F7F	_	(Disabled)	_	_
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b0000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b0000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b0000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b0000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b0000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b0000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b0000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b0000000
0x0F89 to	—	(Disabled)	_	_
0x0F91				
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b0000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b0000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000
0x0F97 to 0x0F9B	_	(Disabled)		_



Address	Register abbreviation	Register name	R/W	Initial value
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0 to 0x0FA3	_	(Disabled)	_	_
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6 to 0x0FBD	_	(Disabled)	_	_
0x0FBE	PSSR0	UART/SIO dedicated baud generator prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO dedicated baud generator baud rate setting register ch. 0	R/W	0b00000000
0x0FC0	TIDR0	Touch input disable register 0	R/W	0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W	0b00000000
0x0FC2	_	(Disabled)	_	_
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)	_	_
0x0FE3	WCDR	Watch counter data register	R/W	0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	_	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX

Address	Register abbreviation	Register name	R/W	Initial value
0x0FED, 0x0FEE	_	(Disabled)		
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)		

• R/W access symbols

R/W : Readable/Writable

R : Read only
• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

# ■ I/O MAP (MB95860K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E to 0x0011	_	(Disabled)	_	_
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b00000000
0x001A, 0x001B	_	(Disabled)	_	_
0x001C	STBC2	Standby control register 2	R/W	0b00000000
0x001D to 0x0027	_	(Disabled)	_	_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E, 0x002F	<u> </u>	(Disabled)	_	<u> </u>
0x0030	PUL4	Port 4 pull-up register	R/W	0b00000000
0x0031	_	(Disabled)	<del>                                     </del>	<u> </u>
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0033	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b00000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b00000000
0x003E				
to	_	(Disabled)	_	_
0x0047	F1000		D 444	01 0000000
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b00000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C, 0x004D	_	(Disabled)	_	_
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C				
to	_	(Disabled)	_	_
0x005F 0x0060	IBCR00	I <sup>2</sup> C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I <sup>2</sup> C bus control register 1 ch. 0	R/W	0b00000000
0x0062	IBSR0	I <sup>2</sup> C bus status register ch. 0	R/W	0b00000000
0x0063	IDDR0	I <sup>2</sup> C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I <sup>2</sup> C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I <sup>2</sup> C clock control register ch. 0	R/W	0b00000000
0x0066	10010	1 O STOCK CONTROL TO GISTER OIL O	17/44	000000000
to 0x006B		(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	_	_
0x0E10	BPFREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TS touch channel enable register 0	R/W	0b00000000
0x0E12	TER1	TS touch channel enable register 1	R/W	0b00000000
0x0E13	PSC	TS prescaler control register	R/W	0b00100000
0x0E14	WRESET	TS warm reset register	R/W	0b00000000
0x0E15	RSEL0	TS sensitivity select register 0	R/W	0b00000010
0x0E16	RSEL1	TS sensitivity select register 1	R/W	0b00010010
0x0E17	RSEL2	TS sensitivity select register 2	R/W	0b00010010
0x0E18	RSEL3	TS sensitivity select register 3	R/W	0b00010010
0x0E19	RSEL4	TS sensitivity select register 4	R/W	0b00010010
0x0E1A, 0x0E1B	_	(Disabled)	_	_
0x0E1C	BPDUR	TS beep duration setting register	R/W	0b00000000
0x0E1D	DIOR1	TS direct output control register 1	R/W	0b00000000
0x0E1E	DIOR2	TS direct output control register 2	R/W	0b00000000
0x0E1F	DIOR3	TS direct output control register 3	R/W	0b00000000
0x0E20	FTSEL	TS feature select register	R/W	0b00000100
0x0E21	AICWAT	TS AIC wait time setting register	R/W	0b00100111
0x0E22	CALITV	TS calibration interval setting register	R/W	0b00110000



Address	Register abbreviation	Register name	R/W	Initial value
0x0E23	ITGTM	TS integration time setting register	R/W	0b00001111
0x0E24	IDLETM	TS idle time setting register	R/W	0b00001111
0x0E25	CONTROL	TS control register	R/W	0b00000000
0x0E26	INTMR	TS interrupt mask register	R/W	0b00011000
0x0E27	INTCR	TS interrupt clear register	R/W	0b00000000
0x0E28	FLTP	TS filter period setting register	R/W	0b00000000
0x0E29	FLTTH	TS filter threshold setting register	R/W	0b00000000
0x0E2A	REFDLY	TS reference delay setting register	R/W	0b00000000
0x0E2B to 0x0E2F	_	(Disabled)	_	_
0x0E30	ALPH0	TS alpha value setting register ch. 0	R/W	0b00001000
0x0E31	ALPH1	TS alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPH2	TS alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPH3	TS alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPH4	TS alpha value setting register ch. 4	R/W	0b00001000
0x0E35	ALPH5	TS alpha value setting register ch. 5	R/W	0b00001000
0x0E36	ALPH6	TS alpha value setting register ch. 6	R/W	0b00001000
0x0E37	ALPH7	TS alpha value setting register ch. 7	R/W	0b00001000
0x0E38 to 0x0E3F	_	(Disabled)		
0x0E40	BETA	TS beta value setting register	R/W	0b00000100
0x0E41 to 0x0E4F	_	(Disabled)	_	_
0x0E50	STRTH0	TS touch strength threshold setting register ch. 0	R/W	0b00000001
0x0E51	STRTH1	TS touch strength threshold setting register ch. 1	R/W	0b00000001
0x0E52	STRTH2	TS touch strength threshold setting register ch. 2	R/W	0b00000001
0x0E53	STRTH3	TS touch strength threshold setting register ch. 3	R/W	0b00000001
0x0E54	STRTH4	TS touch strength threshold setting register ch. 4	R/W	0b00000001
0x0E55	STRTH5	TS touch strength threshold setting register ch. 5	R/W	0b00000001
0x0E56	STRTH6	TS touch strength threshold setting register ch. 6	R/W	0b00000001
0x0E57	STRTH7	TS touch strength threshold setting register ch. 7	R/W	0b00000001
0x0E58 to 0x0E5F	_	(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0x0E60	STR0	TS touch strength register ch. 0	R	0bXXXXXXXX
0x0E61	STR1	TS touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STR2	TS touch strength register ch. 2	R	0bXXXXXXXX
0x0E63	STR3	TS touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STR4	TS touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STR5	TS touch strength register ch. 5	R	0bXXXXXXXX
0x0E66	STR6	TS touch strength register ch. 6	R	0bXXXXXXXX
0x0E67	STR7	TS touch strength register ch. 7	R	0bXXXXXXXX
0x0E68				
to	_	(Disabled)	_	_
0x0E6F	CALIDO	TO callibrate disconnection as a sistemate of	_	
0x0E70	CALIP0	TS calibrated impedance register ch. 0	R	0b0XXXXXXX
0x0E71	CALIP1	TS calibrated impedance register ch. 1	R	0b0XXXXXXX
0x0E72	CALIP2	TS calibrated impedance register ch. 2	R	0b0XXXXXXX
0x0E73	CALIP3	TS calibrated impedance register ch. 3	R	0b0XXXXXXX
0x0E74	CALIP4	TS calibrated impedance register ch. 4	R R	0b0XXXXXXX
0x0E75	CALIP5	S calibrated impedance register ch. 5		0b0XXXXXXX
0x0E76	CALIP6	S calibrated impedance register ch. 6		0b0XXXXXXX
0x0E77	CALIP7	S calibrated impedance register ch. 7		0b0XXXXXXX
0x0E78 to 0x0E7F	_	(Disabled)		_
0x0E80	IMPE0	TS impedance register ch. 0	R	0b0XXXXXXX
0x0E81	IMPE1	TS impedance register ch. 1	R	0b0XXXXXXX
0x0E82	IMPE2	TS impedance register ch. 2	R	0b0XXXXXXX
0x0E83	IMPE3	TS impedance register ch. 3	R	0b0XXXXXXX
0x0E84	IMPE4	TS impedance register ch. 4	R	0b0XXXXXXX
0x0E85	IMPE5	TS impedance register ch. 5	R	0b0XXXXXXX
0x0E86	IMPE6	TS impedance register ch. 6	R	0b0XXXXXXX
0x0E87	IMPE7	TS impedance register ch. 7	R	0b0XXXXXXX
0x0E88 to 0x0E8F	_	(Disabled)		_
0x0E90	TOUCHL	TS touch data register (lower)	R	0bXXXXXXXX
0x0E91	TOUCHH	TS touch data register (upper)	R	0b0000XXXX
0x0E92	INTPR	TS interrupt pending register		0b000XXXXX
0x0E93 to 0x0F7F	_	(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b00000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b00000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000
0x0F89 to 0x0F91	_	(Disabled)		_
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	/16-bit composite timer 00/01 timer mode control egister		0b00000000
0x0F97	T11CR0	3/16-bit composite timer 11 status control register 0		0b00000000
0x0F98	T10CR0	3/16-bit composite timer 10 status control register 0		0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6 to 0x0FBD	_	(Disabled)		_
0x0FBE	PSSR0	UART/SIO dedicated baud generator prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO dedicated baud generator baud rate setting register ch. 0	R/W	0b00000000



# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0x0FC0	TIDR0	Touch input disable register 0		0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W R/W	0b00000000
0x0FC2	HEICH	(Disabled)	1 \ / \ V \	000000000
0x0FC2	AIDRL	` '	R/W	0b00000000
		A/D input disable register (lower)		
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)	_	_
0x0FE3	WCDR	Watch counter data register	R/W	0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	_	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)		_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read onlyInitial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

# ■ I/O MAP (MB95870K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b0000000
0x0001	DDR0	Port 0 direction register	R/W	0b0000000
0x0002	PDR1	Port 1 data register	R/W	0b0000000
0x0003	DDR1	Port 1 direction register	R/W	0b0000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E to 0x0011	_	(Disabled)	_	_
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b0000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018	PDR7	Port 7 data register	R/W	0b0000000
0x0019	DDR7	Port 7 direction register	R/W	0b0000000
0x001A, 0x001B	_	(Disabled)		1
0x001C	STBC2	Standby control register 2	R/W	0b0000000
0x001D to 0x0027	_	(Disabled)		_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E, 0x002F	_	(Disabled)	_	_
0x0030	PUL4	Port 4 pull-up register	R/W	0b00000000
0x0031	<u> </u>	(Disabled)	_	_
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0033	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b00000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b00000000
0x003E	PC21	8/16-bit PPG timer 21 control register	R/W	0b00000000
0x003F	PC20	8/16-bit PPG timer 20 control register	R/W	0b00000000
0x0040	1 020	67 TO BILL I S MITTER 25 CONTROL TOGISTES	10,00	000000000
to 0x0047	_	(Disabled)	_	_
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b00000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5		0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7		0b00000000
0x004C	EIC01	External interrupt circuit control register ch. 8/ch. 9		0b00000000
0x004D	_	(Disabled)	_	_
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C to 0x005F	_	(Disabled)	_	_
0x0060	IBCR00	I <sup>2</sup> C bus control register 0 ch. 0		0b00000000
0x0061	IBCR10	I <sup>2</sup> C bus control register 1 ch. 0		0b00000000
0x0062	IBSR0	I <sup>2</sup> C bus status register ch. 0		0b00000000
0x0063	IDDR0	I <sup>2</sup> C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I <sup>2</sup> C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I <sup>2</sup> C clock control register ch. 0	R/W	0b00000000



Address	Register abbreviation	Register name	R/W	Initial value
0x0066 to 0x006B	_	(Disabled)	_	_
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	nterrupt level setting register 0		0b11111111
0x007A	ILR1	nterrupt level setting register 1		0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	<u> </u>	_
0x0E10	BPFREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TS touch channel enable register 0	R/W	0b00000000
0x0E12	TER1	TS touch channel enable register 1	R/W	0b00000000
0x0E13	PSC	TS prescaler control register	R/W	0b00100000
0x0E14	WRESET	TS warm reset register	R/W	0b00000000
0x0E15	RSEL0	TS sensitivity select register 0	R/W	0b00000010
0x0E16	RSEL1	TS sensitivity select register 1	R/W	0b00010010
0x0E17	RSEL2	TS sensitivity select register 2	R/W	0b00010010
0x0E18	RSEL3	TS sensitivity select register 3	R/W	0b00010010
0x0E19	RSEL4	TS sensitivity select register 4	R/W	0b00010010
0x0E1A	RSEL5	TS sensitivity select register 5	R/W	0b00010010
0x0E1B	RSEL6	TS sensitivity select register 6	R/W	0b00010010
0x0E1C	BPDUR	TS beep duration setting register	R/W	0b00000000
0x0E1D	DIOR1	TS direct output control register 1	R/W	0b00000000
0x0E1E	DIOR2	TS direct output control register 2	R/W	0b00000000
0x0E1F	DIOR3	TS direct output control register 3	R/W	0b00000000
0x0E20	FTSEL	TS feature select register	R/W	0b00000100



	Register	T		
Address	abbreviation	Register name	R/W	Initial value
0x0E21	AICWAT	TS AIC wait time setting register	R/W	0b00100111
0x0E22	CALITV	TS calibration interval setting register	R/W	0b00110000
0x0E23	ITGTM	TS integration time setting register	R/W	0b00001111
0x0E24	IDLETM	TS idle time setting register	R/W	0b00001111
0x0E25	CONTROL	TS control register	R/W	0b00000000
0x0E26	INTMR	TS interrupt mask register	R/W	0b00011000
0x0E27	INTCR	TS interrupt clear register	R/W	0b00000000
0x0E28	FLTP	TS filter period setting register	R/W	0b00000000
0x0E29	FLTTH	TS filter threshold setting register	R/W	0b00000000
0x0E2A	REFDLY	TS reference delay setting register	R/W	0b00000000
0x0E2B to 0x0E2F	_	(Disabled)	_	_
0x0E30	ALPH0	TS alpha value setting register ch. 0	R/W	0b00001000
0x0E31	ALPH1	TS alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPH2	TS alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPH3	TS alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPH4	S alpha value setting register ch. 4		0b00001000
0x0E35	ALPH5	TS alpha value setting register ch. 5	R/W	0b00001000
0x0E36	ALPH6	S alpha value setting register ch. 6		0b00001000
0x0E37	ALPH7	TS alpha value setting register ch. 7	R/W	0b00001000
0x0E38	ALPH8	TS alpha value setting register ch. 8	R/W	0b00001000
0x0E39	ALPH9	TS alpha value setting register ch. 9	R/W	0b00001000
0x0E3A	ALPH10	TS alpha value setting register ch. 10	R/W	0b00001000
0x0E3B	ALPH11	TS alpha value setting register ch. 11	R/W	0b00001000
0x0E3C to 0x0E3F	_	(Disabled)	_	_
0x0E40	BETA	TS beta value setting register	R/W	0b00000100
0x0E41 to 0x0E4F		(Disabled)	_	_
0x0E50	STRTH0	TS touch strength threshold setting register ch. 0	R/W	0b00000001
0x0E51	STRTH1	TS touch strength threshold setting register ch. 1	R/W	0b00000001
0x0E52	STRTH2	TS touch strength threshold setting register ch. 2	R/W	0b00000001
0x0E53	STRTH3	TS touch strength threshold setting register ch. 3	R/W	0b00000001
0x0E54	STRTH4	TS touch strength threshold setting register ch. 4	R/W	0b00000001
0x0E55	STRTH5	TS touch strength threshold setting register ch. 5	R/W	0b00000001
0x0E56	STRTH6	TS touch strength threshold setting register ch. 6	R/W	0b00000001
0x0E57	STRTH7	TS touch strength threshold setting register ch. 7	R/W	0b00000001
0x0E58	STRTH8	TS touch strength threshold setting register ch. 8	R/W	0b00000001
0x0E59	STRTH9	TS touch strength threshold setting register ch. 9	R/W	0b00000001



Address	Register abbreviation	Register name	R/W	Initial value
0x0E5A	STRTH10	TS touch strength threshold setting register ch. 10	R/W	0b00000001
0x0E5B	STRTH11	TS touch strength threshold setting register ch. 11	R/W	0b00000001
0x0E5C				
to	_	(Disabled)	-	_
0x0E5F	OTDO	TO to all about the reliation to the		
0x0E60	STR0	TS touch strength register ch. 0	R	0bXXXXXXXX
0x0E61	STR1	TS touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STR2	TS touch strength register ch. 2	R	0bXXXXXXXX
0x0E63	STR3	TS touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STR4	TS touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STR5	TS touch strength register ch. 5	R	0bXXXXXXXX
0x0E66	STR6	TS touch strength register ch. 6	R	0bXXXXXXXX
0x0E67	STR7	TS touch strength register ch. 7	R	0bXXXXXXXX
0x0E68	STR8	TS touch strength register ch. 8	R	0bXXXXXXXX
0x0E69	STR9	TS touch strength register ch. 9	R	0bXXXXXXXX
0x0E6A	STR10	TS touch strength register ch. 10	R	0bXXXXXXXX
0x0E6B	STR11	TS touch strength register ch. 11	R	0bXXXXXXXX
0x0E6C to		(Disabled)		
0x0E6F	_	(Disabled)		
0x0E70	CALIP0	TS calibrated impedance register ch. 0	R	0b0XXXXXXX
0x0E71	CALIP1	TS calibrated impedance register ch. 1	R	0b0XXXXXXX
0x0E72	CALIP2	TS calibrated impedance register ch. 2	R	0b0XXXXXXX
0x0E73	CALIP3	TS calibrated impedance register ch. 3	R	0b0XXXXXXX
0x0E74	CALIP4	TS calibrated impedance register ch. 4	R	0b0XXXXXXX
0x0E75	CALIP5	TS calibrated impedance register ch. 5	R	0b0XXXXXXX
0x0E76	CALIP6	TS calibrated impedance register ch. 6	R	0b0XXXXXXX
0x0E77	CALIP7	TS calibrated impedance register ch. 7	R	0b0XXXXXXX
0x0E78	CALIP8	TS calibrated impedance register ch. 8	R	0b0XXXXXXX
0x0E79	CALIP9	TS calibrated impedance register ch. 9	R	0b0XXXXXXX
0x0E7A	CALIP10	TS calibrated impedance register ch. 10	R	0b0XXXXXXX
0x0E7B	CALIP11	TS calibrated impedance register ch. 11	R	0b0XXXXXXX
0x0E7C				
to 0x0E7F	_	(Disabled)	_	_
0x0E80	IMPE0	TS impedance register ch. 0	R	0b0XXXXXXX
0x0E81	IMPE1	TS impedance register ch. 1	R	0b0XXXXXXX
0x0E82	IMPE2	TS impedance register ch. 2	R	0b0XXXXXXX
0x0E83	IMPE3	TS impedance register ch. 3	R	0b0XXXXXXX
0x0E84	IMPE4	TS impedance register ch. 4	R	0b0XXXXXXX
0x0E85	IMPE5	TS impedance register ch. 5	R	0b0XXXXXXX



Address	Register abbreviation	Register name	R/W	Initial value
0x0E86	IMPE6	TS impedance register ch. 6	R	0b0XXXXXXX
0x0E87	IMPE7	TS impedance register ch. 7	R	0b0XXXXXXX
0x0E88	IMPE8	TS impedance register ch. 8	R	0b0XXXXXXX
0x0E89	IMPE9	TS impedance register ch. 9	R	0b0XXXXXXX
0x0E8A	IMPE10	TS impedance register ch. 10	R	0b0XXXXXXX
0x0E8B	IMPE11	TS impedance register ch. 11	R	0b0XXXXXXX
0x0E8C to 0x0E8F	-	(Disabled)	_	_
0x0E90	TOUCHL	TS touch data register (lower)	R	0bXXXXXXXX
0x0E91	TOUCHH	TS touch data register (upper)	R	0b0000XXXX
0x0E92	INTPR	TS interrupt pending register	R	0b000XXXXX
0x0E93 to 0x0F7F	_	(Disabled)	_	_
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b00000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b00000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b0000000
0x0F89 to 0x0F91	_	(Disabled)	_	_
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register		0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register		0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	0b11111111
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	0b11111111
0x0FA8, 0x0FA9	_	(Disabled)	_	_
0x0FAA	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	0b11111111
0x0FAB	PDS20	/16-bit PPG20 duty setting buffer register		0b11111111
0x0FAC to 0x0FBD	_	(Disabled)		_
0x0FBE	PSSR0	JART/SIO dedicated baud generator prescaler select register ch. 0		0b0000000
0x0FBF	BRSR0	UART/SIO dedicated baud generator baud rate setting register ch. 0	R/W	0b00000000
0x0FC0	TIDR0	Touch input disable register 0	R/W	0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W	0b00000000
0x0FC2	_	(Disabled)	_	_
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)	_	_
0x0FE3	WCDR	Watch counter data register	R/W	0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	<u> </u>	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register		0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000



# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (Continued)

'				<u> </u>
Address	Register abbreviation	Register name		Initial value
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)	_	_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read onlyInitial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

# ■ I/O PORTS (MB95850K SERIES)

• List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b0000000
Port 0 direction register	DDR0	R/W	0b0000000
Port 1 data register	PDR1	R, RM/W	0b0000000
Port 1 direction register	DDR1	R/W	0b0000000
Port 4 data register	PDR4	R, RM/W	0b0000000
Port 4 direction register	DDR4	R/W	0b0000000
Port 6 data register	PDR6	R, RM/W	0b0000000
Port 6 direction register	DDR6	R/W	0b0000000
Port 7 data register	PDR7	R, RM/W	0b0000000
Port 7 direction register	DDR7	R/W	0b0000000
Port F data register	PDRF	R, RM/W	0b0000000
Port F direction register	DDRF	R/W	0b0000000
Port G data register	PDRG	R, RM/W	0b0000000
Port G direction register	DDRG	R/W	0b0000000
Port 0 pull-up register	PUL0	R/W	0b0000000
Port 1 pull-up register	PUL1	R/W	0b0000000
Port 6 pull-up register	PUL6	R/W	0b0000000
Port 7 pull-up register	PUL7	R/W	0b0000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the

read-modify-write (RMW) type of instruction.)

#### 1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

# (1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

#### (2) Block diagrams of port 0

• P04/AN00/BEEP/DIO01/TO01 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN00)
- Beep output pin (BEEP)
- TS direct output ch. 1 pin (DIO01)
- 8/16-bit composite timer ch. 0 output pin (TO01)

#### • P06/AN02/CMP0\_O/PPG00 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0\_O)
- 816-bit PPG ch. 0 output pin (PPG00)

#### Block diagram of P04/AN00/BEEP/DIO01/TO01 and P06/AN02/CMP0\_O/PPG00




- P05/INT05/AN01/CMP0\_N/TO00 pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT05)
  - 8/10-bit A/D converter analog input pin (AN01)
  - Comparator ch. 0 inverting analog input (negative input) pin (CMP0\_N)
  - 8/16-bit composite timer ch. 0 output pin (TO00)

• Block diagram of P05/INT05/AN01/CMP0\_N/TO00



- P07/AN03/CMP0\_P/PPG01 pin
  - This pin has the following peripheral functions:
  - 8/10-bit A/D converter analog input pin (AN03)
  - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0\_P)
  - 8/16-bit PPG ch. 0 output pin (PPG01)
- Block diagram of P07/AN03/CMP0\_P/PPG01



# (3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.			
	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.			
DDR0	0	Port input enabled					
	1	Port output enabled					
PUL0	0	Pull-up disabled					
	1	Pull-up enabled					
AIDRL	0	Analog input enabled					
	1	Port input enabled					

• Correspondence between registers and pins for port 0

	Correspondence between related register bits and pins							
Pin name	P07	P06	P05	P04	-	-	-	-
PDR0								
DDR0	bit7	bit6	bit5	bit4				
PUL0					-	-	-	_
AIDRL	bit5	bit4	bit1	bit0				

# MB95850K/860K/870K Series

#### (4) Port 0 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
  - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR0 register returns the PDR0 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

## • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
  pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
  register, the PDR0 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

## • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".

# MB95850K/860K/870K Series

# **PRELIMINARY**

#### (Continued)

- Operation as an external interrupt input pin
  - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
  - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
  - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
  - To disable the comparator input function, set the VCID bit to "1".
  - For details of the comparator, refer to "CHAPTER 25 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

#### 2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


### (2) Block diagrams of port 1

• P10/DBG/EC0 pin

This pin has the following peripheral functions:


- DBG input pin (DBG)
- 8/16-bit composite timer ch. 0 clock input pin (EC0)

#### • Block diagram of P10/DBG/EC0



- P13/INT04/UI0/DIO02 pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT04)
  - UART/SIO ch. 0 data input pin (UI0)
  - TS direct output ch. 2 pin (DIO02)

## • Block diagram of P13/INT04/UI0/DIO02



#### • P14/INTÓ1/UO0/DIO00 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT01)
- UART/SIO ch. 0 data output pin (UO0)
- TS direct output ch. 0 pin (DIO00)

#### • P15/INT00/UCK0 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- UART/SIO ch. 0 clock I/O pin (UCK0)

#### • Block diagram of P14/INT01/UO0/DIO00 and P15/INT00/UCK0



# (3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write		
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.		
	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*		
DDR1	0	Port input enabled				
	1	Port output enabled				
PUL1	0	Pull-up disabled				
	1	Pull-up enabled				

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

	Correspondence between related register bits and pins							
Pin name	-	-	P15	P14	P13	-	-	P10
PDR1								
DDR1	-	-	bit5	bit4	bit3	-	-	bit0*
PUL1								

<sup>\*:</sup> Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

# MB95850K/860K/870K Series

#### (4) Port 1 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
  - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR1 register returns the PDR1 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that
  pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1
  register, the PDR1 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT00, INT01 and INT04) is enabled, or if the interrupt input of P10/DBG/EC0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

## • Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

#### • Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

#### 3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)

## (2) Block diagrams of port 4

• P46/INT06/SDA pin


This pin has the following peripheral functions:

- External interrupt input pin (INT06)
- I2C bus interface ch. 0 data I/O pin (SDA)
- P47/INT07/SCL pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- I2C bus interface ch. 0 clock I/O pin (SCL)

# • Block diagram of P46/INT06/SDA and P47/INT07/SCL



# MB95850K/860K/870K Series

# (3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
F DIX4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*				
DDR4	0		Port input enabled					
DDR4	1		Port output enable	d				

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

		Correspondence between related register bits and pins						
Pin name	P47	P46	-	-	-	-	-	-
PDR4	bit7	bit6	_	_	_	_	_	_
DDR4	Dit	Dito	-	-	-	-	-	-

#### (4) Port 4 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
  - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR4 register returns the PDR4 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled.

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as an external interrupt input pin

- Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

#### 4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)

# (2) Block diagrams of port 6

• P63/AREF pin

This pin has the following peripheral function:

• TS reference input pin (AREF)

# • P65/S01 pin

This pin has the following peripheral function:

• TS touch ch. 1 input pin (S01)

#### • P66/S02 pin

This pin has the following peripheral function:


• TS touch ch. 2 input pin (S02)

#### • P67/S03 pin

This pin has the following peripheral function:

• TS touch ch. 3 input pin (S03)

Block diagram of P63/AREF, P65/S01, P66/S02 and P67/S03



# (3) Port 6 registers

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.				
PDRO	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.				
DDR6	0		Port input enabled					
DDK0	1		Port output enable	d				
PUL6	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
TIDR0	0	Touch input or reference input enabled						
TIDRO	1		Port input enabled	d				

• Correspondence between registers and pins for port 6

		Correspondence between related register bits and pins						
Pin name	P67	P66	P65	-	P63	-	-	-
PDR6								
DDR6	bit7	bit6	bit5		bit3			
PUL6				-		-	-	-
TIDR0	bit7	bit6	bit5		bit3			

# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (4) Port 6 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
  - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
  - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR6 register returns the PDR6 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

#### Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR0 register is initialized to "0".

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### · Operation as a touch input pin

Set the bit in the DDR6 register corresponding to the touch input pin to "0", the bit in the TIDR0 register corresponding to the same pin to "0", and the bit in the PUL6 register corresponding to the same pin to "0".

#### • Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

#### 5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 6 direction register (DDR7)
- Port 6 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

# (2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:


• TS touch ch. 4 input pin (S04)

#### • P71/S05 pin

This pin has the following peripheral function:

• TS touch ch. 5 input pin (S05)

• Block diagram of P70/S04 and P71/S05



# **PRELIMINARY**

# MB95850K/860K/870K Series

# (3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.				
PDRI	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.				
DDR7	0		Port input enabled					
DDRI	1		Port output enable	d				
PUL7	0		Pull-up disabled					
POL7	1		Pull-up enabled					
TIDR1	0	Touch input enabled						
HOKI	1 Port input enabled							

## • Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	-	P71	P70
PDR7								
DDR7							bit1	bit0
PUL7	-	-	-	-	-	-	DILI	DILU
TIDR1								

#### (4) Port 7 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
  - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
  - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR7 register returns the PDR7 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR1 register is initialized to "0".

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### · Operation as a touch input pin

Set the bit in the DDR7 register corresponding to the touch input pin to "0", the bit in the TIDR1 register corresponding to the same pin to "0", and the bit in the PUL7 register corresponding to the same pin to "0".

#### • Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

#### 6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

#### (2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

#### • PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




### (Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

#### Block diagram of PF2/RST



# MB95850K/860K/870K Series

# (3) Port F registers

Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
FDIXI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enabled					
DDRF	1		Port output enable	d				

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PF2	PF1	PF0
PDRF	_	_	_	_		bit2	bit1	bit0
DDRF	_	-	-	-	-	DILZ	DILI	Dito

## (4) Port F operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
  - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRF register returns the PDRF register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

#### Operation at reset

if the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### 7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

### (2) Block diagram of port G

• PG1/X0A/DIO04 pin


This pin has the following peripheral functions:

- Subclock input oscillation pin (X0A)
- TS direct output ch. 4 pin (DIO04)
- PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TS direct output ch. 3 pin (DIO03)

#### • Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



# (3) Port G registers

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.				
FDRG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.				
DDRG	0		Port input enabled	d				
DDKG	1		Port output enable	d				
PULG	0		Pull-up disabled					
FULG	1		Pull-up enabled					

• Correspondence between registers and pins for port G

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PG2	PG1	-
PDRG								
DDRG	-	-	-	-	-	bit2	bit1	-
PULG								

# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (4) Port G operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
  - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRG register returns the PDRG register value.

#### Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

#### Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

# ■ I/O PORTS (MB95860K SERIES)

• List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b00000000
Port 0 direction register	DDR0	R/W	0b00000000
Port 1 data register	PDR1	R, RM/W	0b00000000
Port 1 direction register	DDR1	R/W	0b00000000
Port 4 data register	PDR4	R, RM/W	0b00000000
Port 4 direction register	DDR4	R/W	0b00000000
Port 6 data register	PDR6	R, RM/W	0b00000000
Port 6 direction register	DDR6	R/W	0b00000000
Port 7 data register	PDR7	R, RM/W	0b00000000
Port 7 direction register	DDR7	R/W	0b00000000
Port F data register	PDRF	R, RM/W	0b00000000
Port F direction register	DDRF	R/W	0b00000000
Port G data register	PDRG	R, RM/W	0b00000000
Port G direction register	DDRG	R/W	0b00000000
Port 0 pull-up register	PUL0	R/W	0b00000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 4 pull-up register	PUL4	R/W	0b00000000
Port 6 pull-up register	PUL6	R/W	0b00000000
Port 7 pull-up register	PUL7	R/W	0b00000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

## 1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

## (1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

#### (2) Block diagrams of port 0

• P02/INT02/TO10 pin


This pin has the following peripheral functions:

- External interrupt input pin (INT02)
- 8/16-bit composite timer ch. 1 output pin (TO10)
- P03/INT03/TO11 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT03)
- 8/16-bit composite timer ch. 1 output pin (TO11)

#### Block diagram of P02/INT02/TO10 and P03/INT03/TO11




- P04/AN00/BEEP/DIO01 pin
  - This pin has the following peripheral functions:
  - 8/10-bit A/D converter analog input pin (AN00)
  - Beep output pin (BEEP)
  - TS direct output ch. 1 pin (DIO01)
- P06/AN02/CMP0\_O/PPG00 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0\_O)
- 816-bit PPG ch. 0 output pin (PPG00)

Block diagram of P04/AN00/BEEP/DIO01 and P06/AN02/CMP0\_O/PPG00




- P05/INT05/AN01/CMP0\_N pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT05)
  - 8/10-bit A/D converter analog input pin (AN01)
  - Comparator ch. 0 inverting analog input (negative input) pin (CMP0\_N)

#### • Block diagram of P05/INT05/AN01/CMP0\_N



- P07/AN03/CMP0\_P/PPG01 pin
  - This pin has the following peripheral functions:
  - 8/10-bit A/D converter analog input pin (AN03)
  - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0\_P)
  - 8/16-bit PPG ch. 0 output pin (PPG01)
- Block diagram of P07/AN03/CMP0\_P/PPG01



# MB95850K/860K/870K Series

# (3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.				
PDRO	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.				
DDR0	0		Port input enabled					
DDRO	1		Port output enable	d				
PUL0	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
AIDRL	0	Analog input enabled						
AIDKL	1 Port input enabled							

# • Correspondence between registers and pins for port 0

	Correspondence between related register bits and pins								
Pin name	P07	P06	P05	P04	P03	P02	-	-	
PDR0									
DDR0	bit7	bit6	bit5	bit4	bit3	bit2			
PUL0							-	-	
AIDRL	bit5	bit4	bit1	bit0	-	-			

#### (4) Port 0 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
  - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR0 register returns the PDR0 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
  pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
  register, the PDR0 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

## • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT02, INT03 and INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".



# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (Continued)

- Operation as an external interrupt input pin
  - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
  - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
  - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
  - To disable the comparator input function, set the VCID bit to "1".
  - For details of the comparator, refer to "CHAPTER 25 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

#### 2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

## (1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


### (2) Block diagrams of port 1

• P10/DBG/EC0 pin

This pin has the following peripheral functions:


- DBG input pin (DBG)
- 8/16-bit composite timer ch. 0 clock input pin (EC0)

#### • Block diagram of P10/DBG/EC0



- P13/INT04/UI0/DIO02 pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT04)
  - UART/SIO ch. 0 data input pin (UI0)
  - TS direct output ch. 2 pin (DIO02)

## • Block diagram of P13/INT04/UI0/DIO02



# (Continued)

• P14/INT01/UO0 pin


This pin has the following peripheral functions:

- External interrupt input pin (INT01)
- UART/SIO ch. 0 data output pin (UO0)
- P15/INT00/UCK0 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- UART/SIO ch. 0 clock I/O pin (UCK0)

#### • Block diagram of P14/INT01/UO0 and P15/INT00/UCK0



## (3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.				
PDKI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*				
DDR1	0		Port input enabled					
DDK1	1	Port output enabled						
PUL1	0	Pull-up disabled						
	1		Pull-up enabled					

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins								
Pin name	-	-	P15	P14	P13	-	-	P10		
PDR1										
DDR1	-	-	bit5	bit4	bit3	-	-	bit0*		
PUL1										

<sup>\*:</sup> Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

#### (4) Port 1 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
  - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR1 register returns the PDR1 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT00, INT01 and INT04) is enabled, or if the interrupt input of P10/DBG/EC0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

#### • Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

#### 3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (lower) (AIDRL)

#### (2) Block diagrams of port 4

• P44/AN06/TO00/DIO03/PPG10 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN06)
- 8/16-bit composite timer ch. 0 output pin (TO00)
- TS direct output ch. 3 pin (DIO03)
- 8/16-bit PPG ch. 1 output pin (PPG10)

#### • P45/AN07/TO01/DIO04/PPG11 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN07)
- 8/16-bit composite timer ch. 0 output pin (TO01)
- TS direct output ch. 4 pin (DIO04)
- 8/16-bit PPG ch. 1 output pin (PPG11)

Block diagram of P44/AN06/TO00/DIO03/PPG10 and P45/AN07/TO01/DIO04/PPG11



## (Continued)

• P46/INT06/SDA pin


This pin has the following peripheral functions:

- External interrupt input pin (INT06)
- I2C bus interface ch. 0 data I/O pin (SDA)
- P47/INT07/SCL pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- I2C bus interface ch. 0 clock I/O pin (SCL)

## • Block diagram of P46/INT06/SDA and P47/INT07/SCL



# (3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
PDR4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*				
DDR4	0	Port input enabled						
DDR4	1	Port output enabled						
PUL4	0	Pull-up disabled						
FUL4	1	Pull-up enabled						
AIDRL	0	Analog input enabled						
	1	Port input enabled						

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

	Correspondence between related register bits and pins									
Pin name	P47	P46	P45	P44	-	-	-	-		
PDR4	bit7	bit6	bit5	bit4						
DDR4	Diti									
PUL4					-	-	-	-		
AIDRL	-	-	bit7	bit6						

#### (4) Port 4 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
  - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR4 register returns the PDR4 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

## • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as an analog input pin

- Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".



# **PRELIMINARY**

# MB95850K/860K/870K Series

## (Continued)

- Operation as an external interrupt input pin
  - Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

#### 4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

#### (1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)


# (2) Block diagrams of port 6

• P60/EC1/DIO00 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 1 clock input pin (EC1)
- TS direct output ch. 0 pin (DIO00)

#### • Block diagram of P60/EC1/DIO00



#### (Continued)

• P63/AREF pin

This pin has the following peripheral function:

- TS reference input pin (AREF)
- P64/S00 pin

This pin has the following peripheral function:

- TS touch ch. 0 input pin (S00)
- P65/S01 pin

This pin has the following peripheral function:

- TS touch ch. 1 input pin (S01)
- P66/S02 pin


This pin has the following peripheral function:

- TS touch ch. 2 input pin (S02)
- P67/S03 pin

This pin has the following peripheral function:

• TS touch ch. 3 input pin (S03)

Block diagram of P63/AREF, P64/S00, P65/S01, P66/S02 and P67/S03



# (3) Port 6 registers

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.					
FBRO	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.					
DDR6	0		Port input enabled						
DDRO	1	Port output enabled							
PUL6	0	Pull-up disabled							
FOLO	1	Pull-up enabled							
TIDR0	0	Touch input or reference input enabled							
	1	Port input enabled							

## • Correspondence between registers and pins for port 6

	Correspondence between related register bits and pins								
Pin name	P67	P66	P65	P64	P63	-	-	P60	
PDR6									
DDR6	bit7	bit6	bit5	bit4	bit3			bit0	
PUL6						-	-		
TIDR0	bit7	bit6	bit5	bit4	bit3			-	

### MB95850K/860K/870K Series

### (4) Port 6 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
  - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR6 register returns the PDR6 register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register.
   However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

### · Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR0 register is initialized to "0".

### · Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P60/EC1/DIO00 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation as a touch input pin

Set the bit in the DDR6 register corresponding to the touch input pin to "0", the bit in the TIDR0 register corresponding to the same pin to "0", and the bit in the PUL6 register corresponding to the same pin to "0". (Continued)

# MB95850K/860K/870K Series

# **PRELIMINARY**

(Continued)

• Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When
the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

# **PRELIMINARY**

## MB95850K/860K/870K Series

### 5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 6 direction register (DDR7)
- Port 6 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

### (2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:

• TS touch ch. 4 input pin (S04)

### • P71/S05 pin

This pin has the following peripheral function:

• TS touch ch. 5 input pin (S05)

### • P72/S06 pin

This pin has the following peripheral function:


• TS touch ch. 6 input pin (S06)

### • P73/S07 pin

This pin has the following peripheral function:

• TS touch ch. 7 input pin (S07)

• Block diagram of P70/S04, P71/S05, P72/S06 and P73/S07



# **PRELIMINARY**

# MB95850K/860K/870K Series

### (3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.				
PDR1	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.				
DDR7	0		Port input enabled	1				
DDRI	1		Port output enable	d				
PUL7	0		Pull-up disabled					
POL7	1		Pull-up enabled					
TIDR1	0	Touch input enabled						
HIDKI	1		Port input enabled	1				

### • Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	P73	P72	P71	P70
PDR7								
DDR7					bit3	bit2	bit1	bit0
PUL7	-	-	-	-	טונס	DILZ	DILI	bito
TIDR1								

### (4) Port 7 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
  - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
  - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR7 register returns the PDR7 register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR1 register is initialized to "0".

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### · Operation as a touch input pin

Set the bit in the DDR7 register corresponding to the touch input pin to "0", the bit in the TIDR1 register corresponding to the same pin to "0", and the bit in the PUL7 register corresponding to the same pin to "0".

### • Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

#### 6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

### (2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

### • PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




### (Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

### Block diagram of PF2/RST



# MB95850K/860K/870K Series

### (3) Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
FDIXI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enabled					
DDRF	1		Port output enable	d				

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PF2	PF1	PF0
PDRF	_	_	_	_		bit2	bit1	bit0
DDRF	_	-	-	-	-	DILZ	DILI	Dito

### (4) Port F operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
  - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRF register returns the PDRF register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

### Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### 7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

### (2) Block diagram of port G

• PG1/X0A/DIO04 pin


This pin has the following peripheral functions:

- Subclock input oscillation pin (X0A)
- TS direct output ch. 4 pin (DIO04)
- PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TS direct output ch. 3 pin (DIO03)

### • Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



### (3) Port G registers

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.				
FDRG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.				
DDRG	0		Port input enabled	1				
DDKG	1		Port output enable	d				
PULG	0		Pull-up disabled					
FULG	1		Pull-up enabled					

• Correspondence between registers and pins for port G

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PG2	PG1	-
PDRG								
DDRG	-	-	-	-	-	bit2	bit1	-
PULG								

### **PRELIMINARY**

### MB95850K/860K/870K Series

### (4) Port G operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
  - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRG register returns the PDRG register value.

### Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register.
   However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

### Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

### ■ I/O PORTS (MB95870K SERIES)

• List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b00000000
Port 0 direction register	DDR0	R/W	0b00000000
Port 1 data register	PDR1	R, RM/W	0b00000000
Port 1 direction register	DDR1	R/W	0b00000000
Port 4 data register	PDR4	R, RM/W	0b00000000
Port 4 direction register	DDR4	R/W	0b00000000
Port 6 data register	PDR6	R, RM/W	0b00000000
Port 6 direction register	DDR6	R/W	0b00000000
Port 7 data register	PDR7	R, RM/W	0b00000000
Port 7 direction register	DDR7	R/W	0b00000000
Port F data register	PDRF	R, RM/W	0b00000000
Port F direction register	DDRF	R/W	0b00000000
Port G data register	PDRG	R, RM/W	0b00000000
Port G direction register	DDRG	R/W	0b00000000
Port 0 pull-up register	PUL0	R/W	0b00000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 4 pull-up register	PUL4	R/W	0b00000000
Port 6 pull-up register	PUL6	R/W	0b00000000
Port 7 pull-up register	PUL7	R/W	0b00000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

#### 1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

### (2) Block diagrams of port 0

### • P00/INT00 pin

This pin has the following peripheral function:

External interrupt input pin (INT00)

### • P01/INT01 pin

This pin has the following peripheral function:

• External interrupt input pin (INT01)

### • P02/INT02 pin

This pin has the following peripheral function:


• External interrupt input pin (INT02)

#### • P03/INT03 pin

This pin has the following peripheral function:


• External interrupt input pin (INT03)

### Block diagram of P00/INT00, P01/INT01, P02/INT02 and P03/INT03




- P04/INT04/AN00 pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT04)
  - 8/10-bit A/D converter analog input pin (AN00)

### • Block diagram of P04/INT04/AN00




- P05/INT05/AN01/CMP0\_N pin
  - This pin has the following peripheral functions:
  - External interrupt input pin (INT05)
  - 8/10-bit A/D converter analog input pin (AN01)
  - Comparator ch. 0 inverting analog input (negative input) pin (CMP0\_N)

### • Block diagram of P05/INT05/AN01/CMP0\_N



- P06/AN02/CMP0\_O pin
  - This pin has the following peripheral functions:
  - 8/10-bit A/D converter analog input pin (AN02)
  - Comparator ch. 0 digital output pin (CMP0\_O)


• Block diagram of P06/AN02/CMP0\_O



### (Continued)

- P07/AN03/CMP0\_P pin
  - This pin has the following peripheral functions:
  - 8/10-bit A/D converter analog input pin (AN03)
  - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0\_P)

### • Block diagram of P07/AN03/CMP0\_P



### (3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.				
FBRO	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.				
DDR0	0		Port input enabled	d				
DDRO	1		Port output enable	d				
PUL0	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
AIDRL	0	Analog input enabled						
AIDKL	1		Port input enabled	d				

• Correspondence between registers and pins for port 0

		Correspondence between related register bits and pins						
Pin name	P07	P06	P05	P04	P03	P02	P01	P00
PDR0								
DDR0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PUL0								
AIDRL	bit5	bit4	bit1	bit0	-	-	-	-

### MB95850K/860K/870K Series

### (4) Port 0 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
  - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR0 register returns the PDR0 register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
  pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
  register, the PDR0 register value is returned.

### · Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT00 to INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".

### MB95850K/860K/870K Series

### **PRELIMINARY**

### (Continued)

- Operation as an external interrupt input pin
  - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
  - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
  - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
  - To disable the comparator input function, set the VCID bit to "1".
  - For details of the comparator, refer to "CHAPTER 25 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

#### 2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


### (2) Block diagrams of port 1

• P10/DBG pin

This pin has the following peripheral function:

• DBG input pin (DBG)

### • Block diagram of P10/DBG



### • P11/EC0/DIO01 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 0 clock input pin (EC0)
- TS direct output ch. 1 pin (DIO01)

### • P15/UCK0 pin

This pin has the following peripheral function:

• UART/SIO ch. 0 clock I/O pin (UCK0)

### • P16/INT09/TO11 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT09)
- 8/16-bit composite timer ch. 1 output pin (TO11)

#### • P17/INT08/TO10 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT08)
- 8/16-bit composite timer ch. 1 output pin (TO10)

• Block diagram of P11/EC0/DIO01, P15/UCK0, P16/INT09/TO11 and P17/INT08/TO10




- P12/BEEP pin
  - This pin has the following peripheral function:
  - Beep output pin (BEEP)
- P14/UO0 pin

This pin has the following peripheral function:

• UART/SIO ch. 0 data output pin (UO0)

• Block diagram of P12/BEEP and P14/UO0




### (Continued)

• P13/UI0/DIO02 pin

This pin has the following peripheral functions:

- UART/SIO ch. 0 data input pin (UI0)
- TS direct output ch. 2 pin (DIO02)

### • Block diagram of P13/UI0/DIO02



### (3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.				
PDKI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*				
DDR1	0		Port input enabled	d				
DDK1	1		Port output enable	d				
PUL1	0		Pull-up disabled					
FULT	1		Pull-up enabled					

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins						
Pin name	P17	P16	P15	P14	P13	P12	P11	P10
PDR1								
DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0*
PUL1								

<sup>\*:</sup> Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

### (4) Port 1 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
  - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR1 register returns the PDR1 register value.

#### · Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

### · Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT08 and INT09) is enabled, or if the interrupt input of P11/EC0, P13/UI0 and P15/UCK0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

### • Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

## **PRELIMINARY**

## MB95850K/860K/870K Series

### 3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (lower) (AIDRL)

### (2) Block diagrams of port 4

• P40/AN04/PPG00 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN04)
- 8/16-bit PPG ch. 0 output pin (PPG00)
- P41/AN05/PPG01 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN05)
- 8/16-bit PPG ch. 0 output pin (PPG01)
- P44/AN06/TO00/DIO03 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN06)
- 8/16-bit composite timer ch. 0 output pin (TO00)
- TS direct output ch. 3 pin (DIO03)
- P45/AN07/TO01/DIO04 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN07)
- 8/16-bit composite timer ch. 0 output pin (TO01)
- TS direct output ch. 4 pin (DIO04)
- Block diagram of P40/AN04/PPG00, P41/AN05/PPG01, P44/AN06/TO00/DIO03 and P45/AN07/TO01/DIO04



### • P42/INT06/PPG10 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT06)
- 8/16-bit PPG ch. 1 output pin (PPG10)

### • P43/INT07/PPG11 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- 8/16-bit PPG ch. 1 output pin (PPG11)

### • Block diagram of P42/INT06/PPG10 and P43/INT07/PPG11



### (Continued)

• P46/SDA pin


This pin has the following peripheral function:

- I<sup>2</sup>C bus interface ch. 0 data I/O pin (SDA)
- P47/SCL pin

This pin has the following peripheral function:

• I2C bus interface ch. 0 clock I/O pin (SCL)

### • Block diagram of P46/SDA and P47/SCL



### (3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
PDR4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*				
DDR4	0		Port input enabled					
DDR4	1		Port output enable	d				
PUL4	0		Pull-up disabled					
FUL4	1		Pull-up enabled					
AIDRL	0	Analog input enabled						
AIDILL	1		Port input enabled	d				

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

	Correspondence between related register bits and pins							
Pin name	P47	P46	P45	P44	P43	P42	P41	P40
PDR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR4								
PUL4	-	-						
AIDRL			bit7	bit6	-	-	bit3	bit2

### (4) Port 4 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
  - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR4 register returns the PDR4 register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

### · Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation as an analog input pin

- Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".



## **PRELIMINARY**

## MB95850K/860K/870K Series

### (Continued)

- Operation as an external interrupt input pin
  - Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

#### 4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

### (1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)


### (2) Block diagrams of port 6

• P60/EC1/DIO00 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 1 clock input pin (EC1)
- TS direct output ch. 0 pin (DIO00)

### • Block diagram of P60/EC1/DIO00




- P61/PPG20 pin
  - This pin has the following peripheral function:
  - 8/16-bit PPG ch. 2 output pin (PPG20)
- P62/PPG21 pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 2 output pin (PPG21)

• Block diagram of P61/PPG20 and P62/PPG21



### (Continued)

• P63/AREF pin

This pin has the following peripheral function:

- TS reference input pin (AREF)
- P64/S00 pin

This pin has the following peripheral function:

- TS touch ch. 0 input pin (S00)
- P65/S01 pin

This pin has the following peripheral function:

- TS touch ch. 1 input pin (S01)
- P66/S02 pin


This pin has the following peripheral function:

- TS touch ch. 2 input pin (S02)
- P67/S03 pin

This pin has the following peripheral function:

• TS touch ch. 3 input pin (S03)

Block diagram of P63/AREF, P64/S00, P65/S01, P66/S02 and P67/S03



# MB95850K/860K/870K Series

# (3) Port 6 registers

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.					
PDR6	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.					
DDR6	0		Port input enabled						
DDK0	1		Port output enabled						
PUL6	0		Pull-up disabled						
FOLO	1		Pull-up enabled						
TIDR0	0		Touch input or reference input enabled						
TIDRO	1		Port input enabled	d					

# • Correspondence between registers and pins for port 6

	Correspondence between related register bits and pins										
Pin name	P67	P66	P65	P64	P63	P62	P61	P60			
PDR6											
DDR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0			
PUL6											
TIDR0	bit7	bit6	bit5	bit4	bit3	-	-	-			

#### (4) Port 6 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
  - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR6 register returns the PDR6 register value.

## · Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register.
   However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

#### • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

## · Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR0 register is initialized to "0".

#### · Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P60/EC1/DIO00 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation as a touch input pin

Set the bit in the DDR6 register corresponding to the touch input pin to "0", the bit in the TIDR0 register corresponding to the same pin to "0", and the bit in the PUL6 register corresponding to the same pin to "0". (Continued)

# **PRELIMINARY**

# MB95850K/860K/870K Series

# (Continued)

• Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

#### 5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

## (1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 7 direction register (DDR7)
- Port 7 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

# (2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:

• TS touch ch. 4 input pin (S04)

• P71/S05 pin

This pin has the following peripheral function:

• TS touch ch. 5 input pin (S05)

• P72/S06 pin

This pin has the following peripheral function:

• TS touch ch. 6 input pin (S06)

• P73/S07 pin

This pin has the following peripheral function:

• TS touch ch. 7 input pin (S07)

• P74/S08 pin

This pin has the following peripheral function:

• TS touch ch. 8 input pin (S08)

• P75/S09 pin

This pin has the following peripheral function:

• TS touch ch. 9 input pin (S09)

• P76/S10 pin

This pin has the following peripheral function:

• TS touch ch. 10 input pin (S10)


• P77/S11 pin

This pin has the following peripheral function:

• TS touch ch. 11 input pin (S11)

# (Continued)

• Block diagram of P70/S04, P71/S05, P72/S06, P73/S07, P74/S08, P75/S09, P76/S10 and P77/S11



# (3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.					
PDR7	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.					
DDR7	0		Port input enabled						
DDK/	1		Port output enabled						
PUL7	0		Pull-up disabled						
POL7	1		Pull-up enabled						
TIDR1	0	Touch input enabled							
IIDKI	1		Port input enabled	d					

• Correspondence between registers and pins for port 7

	Correspondence between related register bits and pins										
Pin name	P77	P76	P75	P74	P73	P72	P71	P70			
PDR7											
DDR7	h:+7	hitC	b:+ <i>E</i>	bit4	hit0	bit2	bit1	h:+O			
PUL7	bit7	bit6	bit5	bit4	bit3	DILZ	DILI	bit0			
TIDR1											

# **PRELIMINARY**

# MB95850K/860K/870K Series

#### (4) Port 7 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
  - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR7 register returns the PDR7 register value.

## · Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

#### Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled. As for a pin shared with the touch input function, its port input is disabled because the TIDR1 register is initialized to "0".

#### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TS prescaler control register (PSC:STPE) is set to "1", the TS can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TS wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TS to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

## • Operation as a touch input pin

Set the bit in the DDR7 register corresponding to the touch input pin to "0", the bit in the TIDR1 register corresponding to the same pin to "0", and the bit in the PUL7 register corresponding to the same pin to "0".

#### • Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

#### 6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

## (1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

## (2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

#### • PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




## (Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

## Block diagram of PF2/RST



# (3) Port F registers

Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.			
FDIXI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*			
DDRF	0	Port input enabled					
DDRF	1		Port output enable	d			

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

	Correspondence between related register bits and pins									
Pin name	-	-	-	-	-	PF2	PF1	PF0		
PDRF		_	_	_	_	bit2	bit1	bit0		
DDRF	_	-	-	-	-	DILZ	DILI	Dito		

# **PRELIMINARY**

# MB95850K/860K/870K Series

# (4) Port F operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
  - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRF register returns the PDRF register value.

## · Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

#### Operation at reset

if the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### 7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

# (1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

# (2) Block diagram of port G

• PG1/X0A/DIO04 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- TS direct output ch. 4 pin (DIO04)

## • PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TS direct output ch. 3 pin (DIO03)

# • Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



# **PRELIMINARY**

# MB95850K/860K/870K Series

# (3) Port G registers

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.				
FDRG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.				
DDRG	0	Port input enabled						
DDKG	1		Port output enabled					
PULG	0	Pull-up disabled						
FOLG	1		Pull-up enabled					

# • Correspondence between registers and pins for port G

		Correspondence between related register bits and pins										
Pin name	-	-	-	-	-	PG2	PG1	-				
PDRG												
DDRG	-	-	-	-	-	bit2	bit1	-				
PULG												

#### (4) Port G operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
  - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRG register returns the PDRG register value.

#### Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

#### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

#### Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

### • Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### • Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

# ■ INTERRUPT SOURCE TABLE (MB95850K SERIES)

	Interrupt		r table ress		pt level register	Priority order of interrupt sources
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High
External interrupt ch. 4	IKQUU	UXFFFA	UXFFFB	ILKU	L00 [1.0]	<b>A</b>
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	
External interrupt ch. 5	INQUI	UXFFF6	UXFFF9	ILKU	LO1[1.0]	
External interrupt ch. 6	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]	
External interrupt ch. 7	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]	
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]	
Touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
General interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
<del></del>	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]	
_	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]	
_	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]	
_	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]	
_	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
I <sup>2</sup> C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
<del>-</del>	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
Watch prescaler	IDOOO	٥٧٢٢٥٥	٥٠،٢٢٥٥	11.05	1.00 [4:0]	
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
_	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low

# ■ INTERRUPT SOURCE TABLE (MB95860K SERIES)

	Interrupt		r table ress		pt level register	Priority order of interrupt sources	
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)	
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High	
External interrupt ch. 4	INQUU	UXFFFA	UXFFFB	ILKU	[ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [	<b>A</b>	
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]		
External interrupt ch. 5	IIIQUI	UXITIO	OXIII3	ILIXO	LO1[1.0]		
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]		
External interrupt ch. 6	INQUZ	UXFFFO	UXFFF1	ILKU	LUZ [1.0]		
External interrupt ch. 3	IRQ03	0xFFF4	0xFFF5	ILR0	1 02 [4.0]		
External interrupt ch. 7	IKQ03	UXFFF4	UXFFFS	ILKU	L03 [1:0]		
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]		
Touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]		
General interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]		
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]		
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]		
	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]		
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]		
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]		
_	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]		
I <sup>2</sup> C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]		
_	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]		
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]		
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]		
Watch prescaler	ID COS	0 5550	0 5550	11.55	1.00.54.63		
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]		
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]		
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]		
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low	

# ■ INTERRUPT SOURCE TABLE (MB95870K SERIES)

	Interrupt		r table ress		pt level register	Priority order of interrupt sources
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High
External interrupt ch. 4	IIIQUU	UXITIA	OXITID	ILIXO	L00 [1.0]	<b>A</b>
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	
External interrupt ch. 5	iitQui	OXITIO	OXI I I J	ILIKO	LO1 [1.0]	
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]	
External interrupt ch. 6	IIIQUZ	OXITIO	OXI I I I	ILIKO	LOZ [1.0]	
External interrupt ch. 3	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]	
External interrupt ch. 7	IIIQUS	UXITI 4	UXITIS	ILIXO	L03 [1.0]	
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]	
Touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
General interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]	
8/16-bit PPG ch. 2 (upper)	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
I <sup>2</sup> C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
External interrupt ch. 8	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
External interrupt ch. 9	INQII	UXFFD6	UXFFD9	ILK4	L17 [1.0]	
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
Watch prescaler	IDOOO	٥٧٢٢٥٥	٥٧٢٢٥٥	II DE	1 20 [4.0]	
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low

# ■ PIN STATES IN EACH MODE (MB95850K SERIES)

	Normal	ACITIVIODE	Stop	,	Watch	mode	
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/RST	I/O port	I/O port	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept* <sup>5</sup> - Input blocked* <sup>1,*2</sup>	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked* <sup>1,*2</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled*3 (However, it does not function.)
BEEP/ DIO01/TO01		I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept*<sup>5, *10</sup></li> <li>Input blocked*<sup>2</sup></li> </ul>	- Hi-Z*6 - Input blocked*2	<ul> <li>Previous state kept*<sup>5, *10</sup></li> <li>Input blocked*<sup>2</sup></li> </ul>	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
AN01/ CMP0_N/	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	- Hi-Z - Input blocked*2
PPG00	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
CMP0_P/	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2, *8</li> </ul>	- Hi-Z*6 - Input blocked*2,*8	<ul> <li>Previous state kept</li> <li>Input blocked*2, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *8	- Hi-Z - Input blocked*2
FC0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2,*7	- Hi-Z - Input blocked* <sup>2,*7</sup>	- Previous state kept - Input blocked*2,*7	- Hi-Z - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)



#### (Continued)

Pin name	Normal	Sleep mode	Stop	mode	Watch	mode	On reset
Fill flaffie	operation	Sieep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P13/INT04/ UI0/DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P14/INT01/ UO0/DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	nput kept**		- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P15/INT00/ UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept - Input blocked*2,*7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P46/INT06/ SDA	I/O port/	I/O port/	- Previous state kept	- Hi-Z	- Previous state kept	- Hi-Z	- Hi-Z - Input enabled*3
P47/INT07/ SCL	peripheral function I/O	peripheral function I/O	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	(However, it does not function.)
P63/AREF							
P65/S01			- Previous state		- Previous state		
	I/O port/	I/O port/	kept*12	- Hi-Z*12 - Input	kept*12	- Hi-Z* <sup>12</sup> - Input	- Hi-Z - Input
P67/S03	touch input	touch input	- Input blocked*2, *13	- Input blocked*2, *13	- Input blocked*2, *13	blocked*2, *13	<ul> <li>Input</li> <li>blocked*2</li> </ul>
P70/S04			blocked		DIOORGG *		
P71/S05							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- \*1: The pin stays at the state shown when configured as a general-purpose I/O port.
- \*2: "Input blocked" means direct input gate operation from the pin is disabled.
- \*3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- \*4: The PF2/ $\overline{RST}$  pin stays at the state shown when configured as a reset pin.
- \*5: In stop mode and watch mode, the pin functions as a TS direct output pin only when the SPL bit is set to "0" and the TS direct output function is enabled.
- \*6: The pull-up control setting is still effective.
- \*7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- \*8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- \*9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- \*10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- \*11: The I<sup>2</sup>C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to "CHAPTER 21 I<sup>2</sup>C BUS INTERFACE" in the hardware manual of the MB95850K/860K/870K Series.
- \*12: In stop mode and watch mode, the pin outputs SNCLK only when it is used as a TS touch input pin and the TS is in operation.
- \*13: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when the TINT is enabled.

# ■ PIN STATES IN EACH MODE (MB95860K SERIES)

D:	Normal	01	Stop	mode	Watch	mode	0
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/RST	I/O port	I/O port	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked* <sup>1,*2</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
DIO04	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept* <sup>5</sup> - Input blocked* <sup>1,*2</sup>	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
DIO03	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	<ul> <li>Previous state kept*<sup>5</sup></li> <li>Input blocked*<sup>1</sup>, *<sup>2</sup></li> </ul>	- Hi-Z*6 - Input blocked* <sup>1,*2</sup>	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P02/INT02/ TO10	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Hi-Z - Input enabled*3
P03/INT03/ TO11	function I/O	function I/O	- Input blocked*2, *7	blocked* <sup>2, *7</sup>	- Input blocked*2, *7	blocked* <sup>2, *7</sup>	(However, it does not function.)
P04/AN00/ BEEP/ DIO01	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept*5, *10</li> <li>Input blocked*2</li> </ul>	- Hi-Z*6 - Input blocked*2	<ul> <li>Previous state kept*5, *10</li> <li>Input blocked*2</li> </ul>	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
AN01/ CMP0 N	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	- Hi-Z - Input blocked*2
P06/AN02/ CMP0_O/ PPG00	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	Previous state kept*9     Input blocked*2	- Hi-Z*6 - Input blocked*2	<ul> <li>Previous state kept*9</li> <li>Input blocked*2</li> </ul>	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
P07/AN03/ CMP0_P/ PPG01	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept - Input blocked*2, *8	- Hi-Z* <sup>6</sup> - Input blocked* <sup>2,*8</sup>	- Previous state kept - Input blocked*2, *8	- Hi-Z* <sup>6</sup> - Input blocked* <sup>2,*8</sup>	- Hi-Z - Input blocked*2



# MB95850K/860K/870K Series

Pin name	Normal	Slean made	Stop	mode	Watch	mode	On recet
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P10/DBG/ EC0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2,*7	- Hi-Z - Input blocked*2,*7	- Previous state kept - Input blocked*2,*7	- Hi-Z - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P13/INT04/ UI0/DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- HI-∠°° - Input - Input - Input		- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P14/INT01/ UO0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept - Input blocked*2, *7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P15/INT00/ UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	<ul> <li>Previous state kept</li> <li>Input blocked*2,*7</li> </ul>	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Previous state kept - Input blocked*2,*7	- Hi-Z* <sup>6</sup> - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P44/AN06/ TO00/ DIO03/ PPG10	I/O port/ peripheral	I/O port/ peripheral	- Previous state	- Hi-Z* <sup>6</sup>	- Previous state	- Hi-Z* <sup>6</sup>	- Hi-Z
P45/AN07/ TO01/ DIO04/ PPG11	function I/O/ analog input	function I/O/ analog input	kept*5 - Input blocked*2	- Input blocked*2	kept*5 - Input blocked*2	- Input blocked*2	- Input blocked* <sup>2</sup>
P46/INT06/ SDA	I/O port/	I/O port/	- Previous state kept	- Hi-Z	- Previous state kept	- Hi-Z	- Hi-Z - Input enabled*3
P47/INT07/ SCL	peripheral function I/O	peripheral function I/O	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	- Input blocked*2, *7, *11	(However, it does not function.)
P60/EC1/ DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)

### (Continued)

Pin name	Normal	Normal Sleep mode		mode	Watch	mode	On reset
Fill lialile	operation	Sleep Illoue	SPL=0	SPL=1	SPL=0	SPL=1	Onreset
P63/AREF							
P64/S00							
P65/S01							
P66/S02			- Previous state	- Hi-Z* <sup>12</sup>	- Previous state	- Hi-Z* <sup>12</sup>	- Hi-Z
P67/S03	•	I/O port/ touch input	kept*12 - Input	- Input	kept*12 - Input	- Input	- Input
P70/S04	todon input	touch input	blocked*2, *13	blocked*2, *13	blocked*2, *13	blocked*2, *13	blocked*2
P71/S05							
P72/S06							
P73/S07							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- \*1: The pin stays at the state shown when configured as a general-purpose I/O port.
- \*2: "Input blocked" means direct input gate operation from the pin is disabled.
- \*3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- \*4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- \*5: In stop mode and watch mode, the pin functions as a TS direct output pin only when the SPL bit is set to "0" and the TS direct output function is enabled.
- \*6: The pull-up control setting is still effective.
- \*7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- \*8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- \*9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- \*10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- \*11: The I<sup>2</sup>C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to "CHAPTER 21 I<sup>2</sup>C BUS INTERFACE" in the hardware manual of the MB95850K/860K/870K Series.
- \*12: In stop mode and watch mode, the pin outputs SNCLK only when it is used as a TS touch input pin and the TS is in operation.
- \*13: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when the TINT is enabled.

# ■ PIN STATES IN EACH MODE (MB95870K SERIES)

D:	Normal	01	Stop	mode	Watch	mode	On reset
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*1	I/O port*1	- Previous state kept - Hi-Z kept - Input blocked*1, *2 - Input blocked*1, *2 - Input blocked*1, *2 - Previous state kept - Input blocked*1, *2		- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)	
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/ <del>RST</del>	I/O port	I/O port	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked* <sup>1,*2</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG1/X0A/ DIO04	peripheral	I/O port*1/ peripheral function I/O	- Previous state kept* <sup>5</sup> - Input blocked* <sup>1,*2</sup>	- Hi-Z*6 - Input blocked*1, *2	- Previous state kept* <sup>5</sup> - Input blocked* <sup>1,*2</sup>	- Hi-Z*6 - Input blocked* <sup>1,*2</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG2/X1A/ DIO03	peripheral	I/O port*1/ peripheral function I/O	- Previous state kept*5 - Input blocked*1, *2	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P00/INT00					_		- Hi-Z
P01/INT01		I/O port/ peripheral	<ul> <li>Previous state kept</li> </ul>	- Hi-Z*6 - Input	<ul> <li>Previous state kept</li> </ul>	- Hi-Z* <sup>6</sup> - Input	<ul> <li>Input enabled*<sup>3</sup></li> </ul>
P02/INT02		function I/O	<ul> <li>Input</li> <li>blocked*2, *7</li> </ul>	blocked*2, *7	- Input blocked*2, *7	blocked*2, *7	(However, it does not
P03/INT03			bioonod		biooned		function.)
P04/INT04/ AN00	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2,*7</li> </ul>	- Hi-Z*6 - Input blocked*2,*7	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7</li> </ul>	- Hi-Z*6 - Input blocked*2,*7	- Hi-Z - Input blocked*2
P05/INT05/ AN01/ CMP0_N		I/O port/ peripheral function I/O/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	<ul> <li>Previous state kept</li> <li>Input blocked*2, *7, *8</li> </ul>	- Hi-Z*6 - Input blocked*2, *7, *8	- Hi-Z - Input blocked*2
P06/AN02/ CMP0_O	function I/O/	I/O port/ peripheral function I/O/ analog input	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
P07/AN03/ CMP0_P	·	I/O port/ analog input	<ul> <li>Previous state kept</li> <li>Input blocked*2, *8</li> </ul>	- Hi-Z*6 - Input blocked*2,*8	- Previous state kept - Input blocked*2,*8	- Hi-Z*6 - Input blocked*2,*8	- Hi-Z - Input blocked*2



170

Din nome	Normal	Class made	Stop	mode	Watch	mode	On reset
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P10/DBG	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P11/EC0/ DIO01	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2, *7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P12/BEEP	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*10 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept* <sup>10</sup> - Input blocked* <sup>2</sup>	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P13/UI0/ DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P14/UO0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P15/UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2, *7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Previous state kept - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Hi-Z - Input enabled* <sup>3</sup> (However, it does not function.)
P16/INT09/ TO11	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Hi-Z - Input enabled*3
P17/INT08/ TO10	function I/O	function I/O	- Input blocked*2, *7	blocked* <sup>2,*7</sup>	- Input blocked*2, *7	blocked* <sup>2,*7</sup>	(However, it does not function.)
P40/AN04/ PPG00	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z*6 - Input blocked*2	- Previous state kept	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input
P41/AN05/ PPG01	function I/O/ analog input	function I/O/ analog input	- Input blocked*2	- input blocked <sup>2</sup>	- Input blocked*2	- input blocked <sup>2</sup>	blocked*2
P42/INT06/ PPG10	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Previous state kept	- Hi-Z* <sup>6</sup> - Input	- Hi-Z - Input enabled*3
P43/INT07/ PPG11	function I/O	function I/O	- Input blocked*2, *7	blocked*2, *7	- Input blocked*2, *7	blocked* <sup>2, *7</sup>	(However, it does not function.)
P44/AN06/ TO00/DIO03 P45/AN07/ TO01/DIO04	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept*5 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept*5 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2



# MB95850K/860K/870K Series

Din nama	Normal	Clean made	Stop	mode	Watch	mode	0=====
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P46/SDA	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z - Input	- Previous state kept	- Hi-Z - Input	- Hi-Z - Input enabled* <sup>3</sup> (However, it
P47/SCL	function I/O	function I/O	- Input blocked*2,*11	blocked*2,*11	- Input blocked*2,*11	blocked*2,*11	does not function.)
P60/EC1/ DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked* <sup>2,*7</sup>	- Previous state kept*5 - Input blocked*2,*7	- Hi-Z*6 - Input blocked*2,*7	- Hi-Z - Input enabled*3 (However, it does not function.)
P61/PPG20	I/O port/ peripheral	I/O port/	- Previous state	- Hi-Z* <sup>6</sup>	- Previous state kept	- Hi-Z* <sup>6</sup>	- Hi-Z - Input enabled*3
P62/PPG21	function I/O			- Input blocked*2	- Input blocked*2	- Input blocked*2	(However, it does not function.)
P63/AREF							
P64/S00	]						
P65/S01							
P66/S02							
P67/S03							
P70/S04	I/O port/	I/O port/	<ul> <li>Previous state kept*12</li> </ul>	- Hi-Z* <sup>12</sup>	- Previous state kept*12	- Hi-Z* <sup>12</sup>	- Hi-Z
P71/S05	touch input	touch input	- Input	<ul> <li>Input</li> <li>blocked*2, *13</li> </ul>	- Input	- Input blocked*2, *13	- Input blocked*2
P72/S06	  -		blocked*2, *13	blocked	blocked*2, *13	blocked	blocked
P73/S07	  -						
P74/S08	-						
P75/S09	-						
P76/S10	4						
P77/S11							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- \*1: The pin stays at the state shown when configured as a general-purpose I/O port.
- \*2: "Input blocked" means direct input gate operation from the pin is disabled.
- \*3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- \*4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- \*5: In stop mode and watch mode, the pin functions as a TS direct output pin only when the SPL bit is set to "0" and the TS direct output function is enabled.
- \*6: The pull-up control setting is still effective.
- \*7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- \*8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- \*9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- \*10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- \*11: The I<sup>2</sup>C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to "CHAPTER 21 I<sup>2</sup>C BUS INTERFACE" in the hardware manual of the MB95850K/860K/870K Series.

# MB95850K/860K/870K Series

# **PRELIMINARY**

- \*12: In stop mode and watch mode, the pin outputs SNCLK only when it is used as a TS touch input pin and the TS is in operation.
- \*13: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when the TINT is enabled.


# **■ ELECTRICAL CHARACTERISTICS**

# 1. Absolute Maximum Ratings

Doromotor	Symbol	Rat	ing	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	ICLAMP	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	$\Sigma$   CLAMP	_	20	mA	Applicable to specific pins*3
"L" level maximum output current	Іоь	_	15	mA	
"L" level average current	lolav1		4	mA	For pins other than P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
L level average current	lolav2		12		For P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣIOLAV	_	37	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average current	Iонаv1		-4	mA	For pins other than P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
Ti level average current	lohav2		-8	IIIA	For P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-47	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	
Operating humidity	Hopr	5	95	%	
Electrostatic discharge (human-body model)	НВМ	_	8000	V	For the TS touch input pins: S00 to S11

### (Continued)

- \*1: These parameters are based on the condition that Vss is 0.0 V.
- \*2: V<sub>1</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>1</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>1</sub> rating.
- \*3: Specific pins: P00 to P07, P11 to P17, P40 to P45, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


#### 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	Value		Remarks
raidilletei	Symbol	Min	Max	Unit	Remarks
Power supply voltage	Vcc	2.88	5.5	V	When the device is powered on or in on-chip debug mode, or when the LVD reset circuit is enabled
		2.4	5.5		When the LVD reset circuit is disabled
		2.3	5.5		Hold condition in stop mode
Decoupling capacitor	Cs	0.022	1	μF	*
Operating temperature	Та	-40	+85	°C	Other than on-chip debug mode
Operating temperature		+5	+35		On-chip debug mode

<sup>\*:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.





\*: Connect the DBG pin to an external pull-up resistor of 2 k $\Omega$  or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# 3. DC Characteristics

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

Danamatan	Comple of	Din nome			Value			40 C to +03 C)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
(I I I I I	Vihi	P13, P46, P47	_	0.7 Vcc	_	Vcc + 0.3	V	CMOS input level
"H" level input voltage	Vihs	Other than P13, P46, P47, PF2	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input
Voltage	Vінм	PF2	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
41.91.1	VILI	P13, P46, P47	_	Vss - 0.3		0.3 Vcc	V	CMOS input level
"L" level input voltage	VILS	Other than P13, P46, P47, PF2	_	Vss - 0.3		0.2 Vcc	٧	Hysteresis input
Voltage	VILM	PF2	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	Vd	P10, P46, P47, PF2	_	Vss - 0.3	_	Vss + 5.5	V	
"H" level output voltage	Vон1	Output pins other than P06, P07, P10, P40 to P45, PF2	Iон = −4 mA	Vcc – 0.5	_	_	V	
	V <sub>OH2</sub>	P06, P07, P40 to P45	Iон = −8 mA	Vcc – 0.5	_	_	V	
"L" level output voltage	Vol1	Output pins other than P06, P07, P40 to P45	IoL = 4 mA	_	_	0.4	V	
voltage	V <sub>OL2</sub>	P06, P07, P40 to P45	loL = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5	μA	When the internal pull-up resistor is disabled
Internal pull-up resistor	Rpull	Other than P10, P46, P47, PF0, PF1, PF2	Vı = 0 V	25	50	100	kΩ	When the internal pull-up resistor is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

Davamatar	Cumbal	Pin name	Condition		Value		Unit	Remarks	
Parameter	Symbol		Condition	Min	Typ*1	Max*2	Unit	Remarks	
			Fch = 32 MHz FMP = 16 MHz Main clock mode (divided by 2)	_	4.7	5.8	mA	Except during Flash memory programming and erasing	
	Icc			_	8.6	13.8	mA	During Flash memory programming and erasing	
				_	6.1	9.1	mA	At A/D conversion	
	Iccs Vcc		FcH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	2.2	3	mA		
	Iccl	(External clock operation)	Fcl = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = $+25$ °C	_	63	145	μA		
Power supply	Iccls		FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25 ℃	_	11	16	μA	In deep standby mode	
current*3	Ісст		FcL = 32 kHz Watch mode Main stop mode T <sub>A</sub> = +25 ℃	_	8	13	μA	In deep standby mode	
	ICCMPLL		FMCRPLL = 16 MHz FMP = 16 MHz Main CR PLL clock mode (multiplied by 4) TA = +25 ℃	_	5.1	6.8	mA		
	Іссмск	Vcc	FCRH = 4 MHz FMP = 4 MHz Main CR clock mode	_	1.4	4.6	mA		
	Iccscr		Sub-CR clock mode (divided by 2) $T_A = +25 ^{\circ}\text{C}$	_	58.1	230	μA		
	Ісстѕ	Vcc (External clock	Fch = 32 MHz Time-base timer mode T <sub>A</sub> = +25 ℃	_	590	660	μΑ	In deep standby mode	
	Іссн	operation)	Substop mode T <sub>A</sub> = +25 ℃	_	8	13	μA	In deep standby mode	

DS702-00013-0v02-E

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

Doromotor	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
	lv		Current consumption of the comparator	_	60	160	μΑ	
Power supply current*3	ILVD		Current consumption of the low-voltage detection reset circuit		4	7	μΑ	
	Іспн		Current consumption of the main CR oscillator		240	320	μΑ	
	ICRL	Vcc	Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	7	20	μА	
	Імѕтву		Current consumption difference between normal standby mode and deep standby mode TA = +25 ℃		20	30	μΑ	
	Ітѕс		Current consumption difference between standby mode with the TS in operation and standby mode with the TS not in operation	_	37	60	μА	

<sup>\*1:</sup>  $Vcc = 5.0 \text{ V}, TA = +25 \text{ }^{\circ}\text{C}$ 

178

- See "4. AC Characteristics (1) Clock Timing" for Fch, Fch, Fch, Fch and Fmcrpll.
- See "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.
- The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby is higher than that in deep standby mode. The power supply current value in normal standby can be found by adding the current consumption difference between normal standby mode and deep standby mode (INSTBY) to the power supply current value in deep standby mode. For details of normal standby and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in the hardware manual of the MB95850K/860K/870K Series.

<sup>\*2:</sup> Vcc = 5.5 V, Ta = +85 C (unless otherwise specified)

<sup>\*3: •</sup> The power supply current is determined by the external clock. When the low-voltage detection reset circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection reset circuit (ILVD) to one of the values from Icc to Icch. In addition, when both the low-voltage detection reset circuit and a CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the Iow-voltage detection circuit, the current consumption of the CR oscillators (Icrh or Icrl) and one of the values from Icc to Icch. In on-chip debug mode, the main CR oscillator (Icrh) and the low-voltage detection reset circuit are always in operation, and current consumption therefore increases accordingly.

# 4. AC Characteristics

# (1) Clock Timing

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, TA = -40 C to +85 C)


Davamatav	Symbol	Pin name	Condition	Value			1, 100	
Parameter				Min	Тур	Max	Unit	Remarks
Clock frequency	Fсн	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
		X0	X1: open	1	1	12	MHz	When the main external clock is used
		X0, X1	*	1	_	32.5	MHz	
	Fcrh	_	_	3.92	4	4.08	MHz	Operating conditions  • The main CR clock is used.  • 0 °C ≤ TA ≤ +70 °C
				3.8	4	4.2	MHz	Operating conditions  • The main CR clock is used.  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C
	FMCRPLL			7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • 0 °C ≤ T <sub>A</sub> ≤ +70 °C
				7.6	8	8.4	MHz	Operating conditions  • PLL multiplier: 2  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C
				9.8	10	10.2	MHz	Operating conditions • PLL multiplier: 2.5 • 0 °C ≤ TA ≤ +70 °C
				9.5	10	10.5	MHz	Operating conditions  • PLL multiplier: 2.5  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C
				11.76	12	12.24	MHz	Operating conditions • PLL multiplier: 3 • 0 °C ≤ TA ≤ +70 °C
				11.4	12	12.6	MHz	Operating conditions  • PLL multiplier: 3  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C
				15.68	16	16.32	MHz	Operating conditions • PLL multiplier: 4 • 0 °C ≤ TA ≤ +70 °C
				15.2	16	16.8	MHz	Operating conditions  • PLL multiplier: 4  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C
	FcL	X0A, X1A		_	32.768	_	kHz	When the sub-oscillation circuit is used
				_	32.768	_	kHz	When the sub-external clock is used
	FCRL	_	_	50	100	150	kHz	When the sub-CR clock is used


(Continued)


(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, TA = -40~% to +85~%)


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Тур	Max	Unit	Remarks
Clock cycle time	tHCYL	X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used
		X0	X1: open	83.4	_	1000	ns	When an external clock is used
		X0, X1	*	30.8	_	1000	ns	
	tLCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used
Input clock pulse width	twH1	X0	X1: open	33.4	_	_	ns	When an external clock is used, the duty ratio should range between 40% and 60%.
		X0, X1	*	12.4	_	_	ns	
	twH2 twL2	X0A	_		15.2	_	μs	
Input clock rise time and fall time	tcr tcr	X0	X1: open	_	_	5	ns	When an external clock is used
		X0, X1	*		_	5	ns	
CR oscillation start time	tcrhwk	_	_		_	50	μs	When the main CR clock is used
	tcrlwk	_	_	_	_	30	μs	When the sub-CR clock is used
PLL oscillation start time	<b>t</b> MCRPLLWK	_	_		_	100	μs	When the main CR PLL clock is used


<sup>\*:</sup> The external clock signal is input to X0 and the inverted external clock signal to X1.


















#### (2) Source Clock/Machine Clock


(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40  $^{\circ}$ C to +85  $^{\circ}$ C)

Parameter	Symbol	Pin		Value		Unit	Remarks
rarameter	Syllibol	name	Min	Тур	Max	Onit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1	tsclк	_	62.5		1000	ns	When the main CR clock is used Min: Fcrh = 4 MHz, multiplied by 4 Max: Fcrh = 4 MHz, divided by 4
			l	61	_	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2
			1	20	_	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	F5P			4	_	MHz	When the main CR clock is used
frequency		_		16.384	_	kHz	When the sub-oscillation clock is used
	Fspl		1	50	_	kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: Fsp = 16.25 MHz, no division Max: Fsp = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum	tmclk		250	_	4000	ns	When the main CR clock is used Min: Fsp = 4 MHz, no division Max: Fsp = 4 MHz, divided by 16
instruction execution time)	IMCLK	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: Fspl = 50 kHz, no division Max: Fspl = 50 kHz, divided by 16
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	I IVIP		0.25	_	16	MHz	When the main CR clock is used
frequency			1.024	_	16.384	kHz	When the sub-oscillation clock is used
rrequericy	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main CR clock (Select a multiplier from 2, 2.5, 3 and 4.)
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16






# MB95850K/860K/870K Series

#### (3) External Reset

(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40  $^{\circ}$ C to +85  $^{\circ}$ C)

Parameter	Svmbol	Value			Remarks	
Parameter	Syllibol	Min	Max	Unit	iveniai ka	
RST "L" level pulse width	trstl	2 tmcLK*		ns		


<sup>\*:</sup> See "(2) Source Clock/Machine Clock" for tmclk.




#### (4) Power-on reset

(Vss = 0.0 V,  $T_A = -40 \text{ }\%$  to +85 %)

Parameter	Symbol	Condition	Val	lue	Unit	Remarks	
Farameter	Syllibol	Condition	Min	Max	Oilit	iveiliai və	
Power supply rising time	ṫ̀R	_	_	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on	




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



# MB95850K/860K/870K Series

#### (5) Peripheral Input Timing

Parameter	Symbol	Pin name	Val	Unit	
rarameter	Syllibol	Fill flame	Min	Max	Ollit
Peripheral input "H" pulse width	tılıн	INT00 to INT09*1, EC0, EC1	2 tmcLK*2	_	ns
Peripheral input "L" pulse width	tıнıL		2 tmclk*2	_	ns



<sup>\*1:</sup> On the MB95850K Series, only INT00, INT01, INT04, INT05, INT06 and INT07 are available. On the MB95860K Series, only INT00 to INT07 are available. On the MB95870K Series, INT00 to INT09 are available.


<sup>\*2:</sup> See "(2) Source Clock/Machine Clock" for tmclk.

#### (6) Low-voltage Detection

(Vss = 0.0 V, Ta =  $-40 \, \text{°C}$  to  $+85 \, \text{°C}$ )

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Ullit	Remarks
		2.52	2.7	2.88	V	
Release voltage*	V <sub>DL+</sub>	2.61	2.8	2.99	V	At power supply rise
Nelease voltage	V DL+	2.89	3.1	3.31	V	At power supply rise
		3.08	3.3	3.52	V	
		2.43	2.6	2.77	V	
Detection voltage*	V <sub>DL</sub> -	2.52	2.7	2.88	V	At power supply fall
Detection voltage	V DL—	2.80	3	3.20	V	At power supply fair
		2.99	3.2	3.41	V	
Hysteresis width	VHYS	_	_	100	mV	
Power supply start voltage	Voff	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL+)
Power supply voltage change time (at power supply fall)	tr	650	I		μs	Slope of power supply that the reset release signal generates within the rating (VDL-)
Reset release delay time	t <sub>d1</sub>	_		30	μs	
Reset detection delay time	t <sub>d2</sub>	_	_	30	μs	
LVD reset threshold voltage transition stabilization time	<b>t</b> stb	10	_	_	μs	

<sup>\*:</sup> After the LVD reset is enabled by the LVD reset circuit control register (LVDCC), the release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDCC register and the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95850K/860K/870K Series.




#### (7) I<sup>2</sup>C Bus Interface Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 \% to +85 \%)$ 

					Va	lue		
Parameter	Symbol	Pin name	Condition		dard- ode	Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	tніgн	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	0 – 00 pi	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow$ $\rightarrow$ SCL $\uparrow$	tsu;dat	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	tsu;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	tbuf	SCL, SDA		4.7	_	1.3	_	μs

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

<sup>\*3:</sup> A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of  $tsu_{;DAT} \ge 250$  ns is fulfilled.



<sup>\*2:</sup> The maximum thd; DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40  $^{\circ}$ C to +85  $^{\circ}$ C)

		Pin		·	ue*2		,
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмсLк — 20	_	ns	Master mode
SCL clock "H" width	tніgн	SCL		(nm/2)tмсLк – 20	(nm/2)tмськ + 20	ns	Master mode
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк — 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	tsu;sто	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
Bus free time between STOP condition and START condition	tвиғ	SCL, SDA	R = 1.7 kΩ,	(2 nm + 4) tмсLк – 20	_	ns	
Data hold time	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	3 tmcLK - 20	_	ns	Master mode
Data setup time	tsu;dat	SCL, SDA		(-2 + nm/2) tмсLк — 20	(-1 + nm/2) tмсLк + 20	ns	Master mode It is assumed that "L" of SCL is not extended. The minimum value is applied to the first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;ınt	SCL		(nm/2) tмсLк – 20	(1 + nm/2) tмсLк + 20	ns	The minimum value is applied to the interrupt at the ninth SCL↓. The maximum value is applied to the interrupt at the eighth SCL↓.
SCL clock "L" width	tLOW	SCL		4 tmcLk - 20	_	ns	At reception
SCL clock "H" width	tніgн	SCL		4 tmcLK - 20	_	ns	At reception

(Continued)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 \% to +85 \%)$ 

Parameter	Symbol	Pin	Condition	Value*2		Unit	t Remarks	
Parameter	Syllibol	name	Condition	Min	Max	Oilit		
START condition detection	thd;sta	SCL, SDA		2 tмськ — 20	_	ns	No START condition is detected when 1 tmclk is used at reception.	
STOP condition detection	tsu;sто	SCL, SDA		2 tmcLK - 20	I	ns	No STOP condition is detected when 1 tmclk is used at reception.	
RESTART condition detection condition	tsu;sta	SCL, SDA	-R = 1.7 kΩ,	2 tmcLK - 20	ı	ns	No RESTART condition is detected when 1 tmclk is used at reception.	
Bus free time	<b>t</b> BUF	SCL, SDA	$C = 50 \text{ pF}^{*1}$	2 tmcLK - 20	_	ns	At reception	
Data hold time	thd;dat	SCL, SDA		2 tмсLк — 20	_	ns	At slave transmission mode	
Data setup time	tsu;dat	SCL, SDA		tLow - 3 tMcLK - 20	_	ns	At slave transmission mode	
Data hold time	thd;dat	SCL, SDA		0		ns	At reception	
Data setup time	tsu;dat	SCL, SDA		tмськ — 20	_	ns	At reception	
SDA↓ → SCL↑ (with wakeup function in use)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 tmclk – 20	_	ns		

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- \*2: See "(2) Source Clock/Machine Clock" for tmclk.
  - m represents the CS[4:3] bits in the I<sup>2</sup>C clock control register (ICCR0).
  - n represents the CS[2:0] bits in the I<sup>2</sup>C clock control register (ICCR0).
  - The actual timing of the I<sup>2</sup>C bus interface is determined by the values of m and n set by the machine clock (tmclk) and the CS[4:0] bits in the ICCR0 register.
  - Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < tmcLk (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8) : 0.9 MHz < tmclk  $\leq$  1 MHz

 $\begin{array}{ll} (m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4) & \qquad : 0.9 \; \text{MHz} < \text{tmclk} \leq 2 \; \text{MHz} \\ (m,\,n) = (1,\,38),\,(5,\,8),\,(6,\,8),\,(7,\,8),\,(8,\,8) & \qquad : 0.9 \; \text{MHz} < \text{tmclk} \leq 4 \; \text{MHz} \end{array}$ 

(m, n) = (1, 98), (5, 22), (6, 22), (7, 22) :  $0.9 \text{ MHz} < tmclk} \le 10 \text{ MHz}$  :  $0.9 \text{ MHz} < tmclk} \le 16.25 \text{ MHz}$ 

Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmcLk (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8)  $\vdots 3.3 \text{ MHz} < \text{tmcLK} \le 4 \text{ MHz}$ 


(m, n) = (1, 22), (5, 4) (m, n) = (1, 38), (6, 4), (7, 4), (8, 4) (m, n) = (5, 8) (m, n) = (5, 8)(m, n) = (5, 8)


(m, n) = (5, 8) : 3.3 MHz < tmclk  $\leq$  16.25 MHz

#### (8) UART/SIO, Serial I/O Timing

Parameter	Symbol	Pin name	Condition	Val	Unit	
raiailletei	Symbol	Finitianie	Condition	Min	Max	Onne
Serial clock cycle time	tscyc	UCK0		<b>4 t</b> мськ*	_	ns
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	Internal clock operation	-190	+190	ns
Valid UI → UCK ↑	tıvsh	UCK0, UI0	internal clock operation	2 tmclk*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 tmclk*	_	ns
Serial clock "H" pulse width	tshsl	UCK0		<b>4 t</b> мськ*	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	UCK0		4 <b>t</b> мськ*	_	ns
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	External clock operation	_	190	ns
Valid UI → UCK ↑	tıvsh	UCK0, UI0		2 tmclk*	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	<b>t</b> sнıx	UCK0, UI0		2 <b>t</b> мськ*	_	ns

<sup>\*:</sup> See "(2) Source Clock/Machine Clock" for tmclk.





## (9) Comparator Timing

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, TA = -40~% to +85~%)

Parameter	Pin name		Value		Unit	Remarks	
Farameter	Fili lialile	Min	Тур	Max	Oilit	Kemarks	
Voltage range	CMP0_P, CMP0_N	0	_	Vcc – 1.3	V		
Offset voltage	CMP0_P, CMP0_N	-15	_	+15	mV		
Delay time	CMP0 O	_	650	1200	ns	Overdrive 5 mV	
Delay tille	CIVIF U_O	_	140	420	ns	Overdrive 50 mV	
Power down delay	CMP0_O	_	_	1200	ns	Power down recovery PD: 1 → 0	
Power up stabilization wait time	CMP0_O	_	_	1200	ns	Output stabilization time at power up	

# **PRELIMINARY**

# MB95850K/860K/870K Series

## (10) BGR for Comparator

Parameter	Symbol		Value		Unit	Remarks		
Farameter	Syllibol	Min	Тур	Max	Oilit	Kemarks		
Power up stabilization wait time	_	_	_	150	μs	Load: 10 pF		
Output voltage	VBGR	1.1495	1.21	1.2705	V			

(11) TS

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, Ta = -40 °C to +85 °C)

Doromotor	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Unit	Remarks	
		_	0.149	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b000".	
		_	0.086	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b001".	
			0.063		pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b010".	
Touch sensitivity	Stch	_	0.047	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b011".	
Touch sensitivity		_	0.040	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b100".	
			0.033		pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b101".	
		_	0.030	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b110".	
		_	0.027	_	pF	The sensitivity of touch ch. n bits in a TS sensitivity select register x (RSELx:SnB[2:0])* have been set to "0b111".	
Tuning capacitor in AREF and sensor pad	Csi	0	_	15	pF		
Sensor clock	Fsnclk	5	_	20	kHz	Frequency of the sensor clock	

<sup>\*: &</sup>quot;n" represents the touch channel number and "x" a number from one to six. For details of the RSELx register, refer to "CHAPTER 26 TOUCH SENSOR" in the hardware manual of the MB95850K/860K/870K Series

#### 5. A/D Converter


#### (1) A/D Converter Electrical Characteristics


Doromotor	Symbol	Value			Unit	Domonko
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		-3	_	+3	LSB	
Linearity error	_	-2.5	_	+2.5	LSB	
Differential linearity error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss – 7.2 LSB	Vss + 0.5 LSB	Vss + 8.2 LSB	V	
Full-scale transition voltage	VFST	Vcc – 6.2 LSB	Vcc – 1.5 LSB	Vcc + 9.2 LSB	V	
Compare time	_	3	_	10	μs	2.7 V ≤ Vcc ≤ 5.5 V
Sampling time	_	0.941	_	∞	μs	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V},$ with external impedance $< 3.3 \text{ k}\Omega$ and external capacitance = 10 pF
Analog input current	lain	-0.3	_	+0.3	μΑ	
Analog input voltage	Vain	Vss	_	Vcc	V	

#### (2) Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about  $0.1~\mu\text{F}$  to the analog input pin.





• A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

#### (3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("0000000000"  $\leftarrow$  "0000000001") of a device to the full-scale transition point ("1111111111")  $\leftarrow$  "1111111110") of the same device.

• Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.







## MB95850K/860K/870K Series

#### 6. Flash Memory Program/Erase Characteristics

Parameter	Value		Unit	Remarks		
Parameter	Min	Тур	Max	Ullit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.3*1	1.6*2	s	The time of writing "0x00" prior to erasure is excluded.	
Sector erase time (32 Kbyte sector)	_	0.6*1	3.1*2	s	The time of writing "0x00" prior to erasure is excluded.	
Byte writing time	_	17	272	μs	System-level overhead is excluded.	
Program/erase cycle	100000		_	cycle		
Power supply voltage at program/erase	2.4	_	5.5	V		
	20*3	_	_		Average $T_A = +85  ^{\circ} \mathbb{C}$ Number of program/erase cycles: 1000 or below	
Flash memory data retention time	10*3	_	_	year	Average $T_A = +85 ^{\circ}\text{C}$ Number of program/erase cycles: 1001 to 10000 inclusive	
	5*3		1		Average T <sub>A</sub> = +85 ℃ Number of program/erase cycles: 10001 or above	

<sup>\*1:</sup> Vcc = 5.5 V,  $TA = +25 \text{ }^{\circ}\text{C}$ , 0 cycle


<sup>\*2:</sup> Vcc = 2.4 V, Ta = +85 C, 100000 cycles


<sup>\*3:</sup> These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85 ℃.)

#### **■** ORDERING INFORMATION

Part number	Package
MB95F856KPFT-G-SNE2	24-pin plastic TSSOP (FPT-24P-M10)
MB95F856KPF-G-SNE2	24-pin plastic SOP (FPT-24P-M34)
MB95F866KPMC-G-SNE2	32-pin plastic LQFP (FPT-32P-M30)
MB95F876KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)
MB95F876KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)


#### **■ PACKAGE DIMENSION**






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

24-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	7.50 mm × 15.34 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	2.80 mm MAX
(FPT-24P-M34)	Weight	0.44 g




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

32-pin plastic LQFP	Lead pitch	0.80 mm
	Package width × package length	7.00 mm × 7.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.60 mm MAX
(FPT-32P-M30)		




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


48-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	7.00 mm × 7.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-48P-M49)	Weight	0.17 g



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### **■ MAJOR CHANGES IN THIS EDITION**


A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
11	■ PIN FUNCTIONS (MB95850K SERIES)	Revised the function of the AREF pin. TS reference input pin → TS reference impedance input pin
13	■ PIN FUNCTIONS (MB95860K SERIES)	Revised the function of the AREF pin. TS reference input pin → TS reference impedance input pin
17	■ PIN FUNCTIONS (MB95870K SERIES)	Revised the function of the AREF pin. TS reference input pin → TS reference impedance input pin
29	■ PIN CONNECTION • DBG pin	Revised details of "• DBG pin".
	RST pin	Revised details of "• RST pin".
40	■ I/O MAP (MB95850K SERIES)	Revised the register name of the RSEL0 register. TS resistance select register 0  → TS sensitivity select register 0
		Revised the register name of the RSEL1 register. TS resistance select register 1  → TS sensitivity select register 1
		Revised the register name of the RSEL2 register. TS resistance select register 2  → TS sensitivity select register 2
		Revised the register name of the RSEL3 register. TS resistance select register 3  → TS sensitivity select register 3
42		Corrected the initial value of the TOUCHH register. $0b00000XXX \rightarrow 0b0000XXXX$

Page	Section	Details
47	■ I/O MAP (MB95860K SERIES)	Revised the register name of the RSEL0 register. TS resistance select register 0  → TS sensitivity select register 0
		Revised the register name of the RSEL1 register. TS resistance select register 1
		→ TS sensitivity select register 1
		Revised the register name of the RSEL2 register. TS resistance select register 2
		TS sensitivity select register 2  Revised the register name of the RSEL3 register.
		TS resistance select register 3  →
		TS sensitivity select register 3
		Revised the register name of the RSEL4 register.  TS resistance select register 4  →
		TS sensitivity select register 4
49		Corrected the initial value of the TOUCHH register. 0b00000XXX → 0b0000XXXX
54	■ I/O MAP (MB95870K SERIES)	Revised the register name of the RSEL0 register. TS resistance select register 0  → TS sensitivity select register 0
		Revised the register name of the RSEL1 register. TS resistance select register 1 →
		TS sensitivity select register 1
		Revised the register name of the RSEL2 register.  TS resistance select register 2  →
		TS sensitivity select register 2
		Revised the register name of the RSEL3 register.  TS resistance select register 3  →
		TS sensitivity select register 3  Revised the register name of the RSEL4 register.
		TS resistance select register 4  →
		TS sensitivity select register 4
		Revised the register name of the RSEL5 register.  TS resistance select register 5  →
		TS sensitivity select register 5
		Revised the register name of the RSEL6 register.  TS resistance select register 6  →
		TS sensitivity select register 6



Page	Section	Details
57	■ I/O MAP (MB95870K SERIES)	Corrected the initial value of the TOUCHH register. 0b00000XXX → 0b0000XXXX
175	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	Revised the remark in "• DBG/RST/C pins connection diagram".
176	3. DC Characteristics	Revised the remark of the parameter "Input leak current (Hi-Z output leak current)".  When pull-up resistance is disabled   When the internal pull-up resistor is disabled
		Rename the parameter "Pull-up resistance" to "Internal pull-up resistor".
		Revised the remark of the parameter "Internal pull-up resistor".  When pull-up resistance is enabled  →
		When the internal pull-up resistor is enabled
196	4. AC Characteristics (11)TS	Revised all typical values of the parameter "Touch sensitivity". $0.14 \rightarrow 0.149 \\ 0.09 \rightarrow 0.086 \\ 0.06 \rightarrow 0.063 \\ 0.05 \rightarrow 0.047 \\ 0.04 \rightarrow 0.040 \\ 0.04 \rightarrow 0.033 \\ 0.03 \rightarrow 0.030 \\ 0.03 \rightarrow 0.027$
197	A/D Converter     A/D Converter Electrical     Characteristics	Corrected the symbol of the parameter "Zero transition voltage". $Vot \rightarrow Vot$
199, 200	A/D Converter     Onverter     Onverter Terms	Corrected the symbol of the zero transition voltage. Vot $\rightarrow$ Vot



## **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China
Tel: +86-21-6146-3688 Fax: +86-21-6146-3660
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department