8-bit Microcontrollers

New 8FX MB95690K Series

MB95F694K/F696K/F698K

DESCRIPTION

The MB95690K Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

■ FEATURES

• F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock
 - Selectable main clock source
 - Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main CR clock (4 MHz $\pm 2\%$)

Main CR PLL clock

The main CR PLL clock frequency becomes 8 MHz $\pm 2\%$ when the PLL multiplier is 2. The main CR PLL clock frequency becomes 10 MHz $\pm 2\%$ when the PLL multiplier is 2.5. The main CR PLL clock frequency becomes 12 MHz $\pm 2\%$ when the PLL multiplier is 3. The main CR PLL clock frequency becomes 16 MHz $\pm 2\%$ when the PLL multiplier is 4.

- Selectable subclock source Sub-oscillation clock (32.768 kHz) External clock (32.768 kHz) Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)
- Timer
 - 8/16-bit composite timer \times 2 channels
 - 8/16-bit PPG \times 3 channels
 - 16-bit PPG timer \times 1 channel (can work independently or together with the multi-pulse generator)
 - 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
 - Time-base timer \times 1 channel
 - Watch prescaler \times 1 channel

(Continued)

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

- UART/SIO × 1 channel
 - Full duplex double buffer
 - Capable of clock-asynchronized (UART) serial data transfer and clock-synchronized (SIO) serial data transfer
- I²C bus interface \times 1 channel
 - Built-in wake-up function
- Multi-pulse generator (MPG) (for DC motor control) $\times\, 1$ channel
 - 16-bit reload timer \times 1 channel
 - 16-bit PPG timer \times 1 channel
 - Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)
- LIN-UART
 - Full duplex double buffer
 - Capable of clock-asynchronized serial data transfer and clock-synchronized serial data transfer
- External interrupt × 8 channels
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter \times 12 channels
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
 - There are four standby modes as follows:
 - Stop mode
 - Sleep mode
 - Watch mode
 - Time-base timer mode

In standby mode, two further options can be selected: normal standby mode and deep standby mode.

: 41

- I/O port (no. of I/O ports: 45)
 - General-purpose I/O ports (CMOS I/O)
 - General-purpose I/O ports (N-ch open drain) : 4
- On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
 - Built-in software watchdog timer
- Power-on reset
 - A power-on reset is generated when the power is switched on.
- Low-voltage detection (LVD) reset circuit
 - The LVD function is enabled by default. For details, see "2. Recommended Operating Conditions" in "■ ELECTRICAL CHARACTERISTICS".
 - The LVD function can be controlled through software.
 - The LVD reset circuit control register (LVDCC) enables or disables the LVD reset.
 - The LVD reset circuit has an internal low-voltage detector. The combination of detection voltage and release voltage can be selected from four options.
- Comparator $\times 2$ channels
 - Built-in dedicated BGR
 - The comparator reference voltage can be selected between the BGR voltage and the comparator pin.
- Clock supervisor counter
 - Built-in clock supervisor counter
- Dual operation Flash memory
 - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- · Flash memory security function
 - Protects the content of the Flash memory.

■ PRODUCT LINE-UP

Part number								
	MB95F694K	MB95F696K	MB95F698K					
Parameter								
Туре		Flash memory product						
Clock supervisor counter	It supervises the main clock os	cillation and the subclock oscil	lation.					
Flash memory capacity	20 Kbyte	36 Kbyte	60 Kbyte					
RAM capacity	512 bytes	1 Kbyte	2 Kbyte					
Power-on reset		Yes						
Low-voltage detection reset		Controlled through software						
Reset input		Selected through software						
CPU functions	 Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction executio Interrupt processing time 	: 8 bits : 1 to 3 bytes : 1, 8 and 16 bits on time : 61.5 ns (machine cloo	ck frequency = 16.25 MHz) (frequency = 16.25 MHz)					
	I/O port : 45 CMOS I/O : 41 N-ch open drain : 4							
Time-base timer	Interval time: 0.256 ms to 8.3 s	c (external clock frequency = 4	MHz)					
software	 Reset generation cycle Main oscillation clock at 10 The sub-CR clock can be use 		oftware watchdog timer.					
Wild register	It can be used to replace 3 byte	es of data.						
	 A wide range of communicat It has a full duplex double bu Clock-synchronized serial da abled. The LIN function can be used 	ffer. ta transfer and clock-asynchro	nized serial data transfer is en-					
8/10-bit	12 channels							
A/D converter	8-bit or 10-bit resolution can be	e selected.						
	2 channels							
composite timer	-		nction, PWM function and input					
–	8 channels							
External interrupt			d both edges can be selected.) modes.					
On-chip debug	1-wire serial controlIt supports serial writing (asy	nchronous mode).						

Part number									
	MB95F694K		MB95F696K		MB95F6	98K			
Parameter									
	1 channel								
UART/SIO	 Data transfer with UART/SIO It has a full duplex double by generator and an error detect It uses the NRZ type transfer LSB-first data transfer and M Clock-asynchronized (UART) transfer is enabled. 	uffer, varia tion functi format. ISB-first da	ble data lenç on. ata transfer a	re availabl	le to use.				
	1 channel								
l²C bus interface	 Master/slave transmission ar It has the following functions: detection function, wake-up START conditions. 	: bus error	function, arb						
	3 channels								
8/16-bit PPG	 Each channel can used as a The counter operating clock 					channel".			
	1 channel								
16-bit PPG timer	 PWM mode and one-shot mo The counter operating clock It supports external trigger st It can work independently or 	can be se art.	lected from e	ight clock					
	1 channel								
	 Two clock modes and two co It can output square wave. Count clock: it can be selecte Two counter operating mode It can work independently or 	ed from in s: reload r	ernal clocks node and one	(seven typ e-shot mod	bes) and externa	al clocks.			
Multi-pulse generator (for DC motor control)	 16-bit PPG timer: 1 channel 16-bit reload timer operations Event counter: 1 channel Waveform sequencer (includ function) 				a buffer and a c	ompare clear			
Watch prescaler	Eight different time intervals ca	n be sele	cted.						
	2 channels								
Comparator	The reference voltage of each comparator pin.	channel c	an be selecte	ed betweer	n the BGR volta	ge and the			
	 It supports automatic progr suspend/erase-resume comr It has a flag indicating the co Flash security feature for pro 	mands. mpletion of tecting the	of the operation of the content of t	on of Emb he Flash m	edded Algorithr nemory				
	Number of program/erase	cycles	1000	10000	100000				
	Data retention time		20 years	10 years	5 years				




Part number Parameter	MB95F694K	MB95F696K	MB95F698K
Standby mode	 There are four standby modes Stop mode Sleep mode Watch mode Time-base timer mode In standby mode, two further o standby mode. 		standby mode and deep
Package		FPT-48P-M49 FPT-52P-M02 LCC-48P-M11	

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F694K	MB95F696K	MB95F698K
FPT-48P-M49	0	0	0
FPT-52P-M02	0	0	0
LCC-48P-M11	0	0	0

O: Available



■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of Flash program/erase. For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

• Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".


• Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 25 EXAMPLE OF SERIAL PROGRAMMING CONECTION" in the hardware manual of the MB95690K Series.


PIN ASSIGNMENT



*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.






*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.

(Continued)



*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.



■ PIN FUNCTIONS

Pin	no.		I/O			I/O type		
LQFP48*1, QFN48*2	LQFP52*3	Pin name	circuit type*4	Function	Input	Output	OD*5	PU*6
		PG2		General-purpose I/O port				
		X1A	_	Subclock I/O oscillation pin				
1	1	SNI2	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS		0
		PG1		General-purpose I/O port				
_	_	X0A	_	Subclock input oscillation pin				
2	2	SNI1	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS	_	0
3	3	Vcc		Power supply pin	_		—	—
4	4	С	_	Decoupling capacitor connection pin	_	_	_	_
		P40		General-purpose I/O port	Hysteresis/			
5	5	AN08	E	8/10-bit A/D converter analog input pin	analog	CMOS	_	0
		P41		General-purpose I/O port	Hysteresis/			
6	6	AN09	E	8/10-bit A/D converter analog input pin	analog	CMOS	—	0
—	7	NC		It is an internally connected pin. Always leave it unconnected.	_	—	_	_
		P42		General-purpose I/O port	Hysteresis/			
7	8	AN10	E	8/10-bit A/D converter analog input pin	analog	CMOS	_	0
		P43		General-purpose I/O port	Hyptoropia/			
8	9	AN11	E	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		P44		General-purpose I/O port				
9	10	TO1	F	16-bit reload timer ch. 1 output pin	Hysteresis	CMOS	_	0
10	11	P45	F	General-purpose I/O port	Hysteresis	CMOS		0
10		SCK	•	LIN-UART clock I/O pin	11931010313	00000		U
11	12	P46	F	General-purpose I/O port	Hysteresis	CMOS		0
	12	SOT	•	LIN-UART data output pin	Trysteresis	011100		Ŭ
12	13	P47	I	General-purpose I/O port	CMOS	CMOS		0
		SIN	-	LIN-UART data input pin				
13	14	P10	F	General-purpose I/O port	Hysteresis	CMOS		0
		PPG10		8/16-bit PPG ch. 1 output pin	,			
14	15	P11	F	General-purpose I/O port	Hysteresis	CMOS		0
		PPG11		8/16-bit PPG ch. 1 output pin	-			
15	16	P12	G	General-purpose I/O port	Hysteresis	CMOS	0	
		DBG		DBG input pin				

Pin	no.		I/O			I/O type	-	-	
LQFP48*1, QFN48*2	LQFP52*3	Pin name	circuit type*4		Input	Output	OD*⁵	PU*6	
16	17	P13	F	General-purpose I/O port	Hysteresis	CMOS		0	
10	17	PPG00	Г	8/16-bit PPG ch. 0 output pin	Hysteresis	CIVIOS	_	0	
17	10	P14	F	General-purpose I/O port	Uveteresia	CMOS		0	
17	18	PPG01	Г	8/16-bit PPG ch. 0 output pin	Hysteresis	CMOS		0	
40	40	P15	F	General-purpose I/O port	I hastene ele	01400		0	
18	19	PPG20	Г	8/16-bit PPG ch. 2 output pin	Hysteresis	CMOS		0	
	20	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_			
10	04	P16	F	General-purpose I/O port	I hastene ele	01400		0	
19	21	PPG21	F	8/16-bit PPG ch. 2 output pin	Hysteresis	CMOS		0	
		P17		General-purpose I/O port					
20	22	SNI0	F	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS	_	0	
		P70		General-purpose I/O port					
21	23	ТО00	F	8/16-bit composite timer ch. 0 output pin	Hysteresis	CMOS	_	0	
		P71		General-purpose I/O port					
22	24	TO01	TO01 F 8/16-bit composite timer ch. 0 Hysteresis output pin			CMOS	_	0	
		P72		General-purpose I/O port	CMOS				
23	25	SCL	Н	I ² C bus interface ch. 0 clock I/O pin		CMOS	0	_	
		P73		General-purpose I/O port					
24	26	SDA	Н	I²C bus interface ch. 0 data I/O pin	CMOS	CMOS	0	—	
		P74		General-purpose I/O port					
25	27	EC0	F	8/16-bit composite timer ch. 0 clock input pin	Hysteresis	CMOS	_	0	
26	28	P75	F	General-purpose I/O port	Hysteresis	CMOS		0	
20	20	UCK0	Г	UART/SIO ch. 0 clock I/O pin	riysteresis	CIVIOS		0	
27	20	P76	F	General-purpose I/O port	L huntana ala	CMOS		0	
21	29	UO0	Г	UART/SIO ch. 0 data output pin	Hysteresis	CIVIOS		0	
28	30	P77	1	General-purpose I/O port	Uveterecie	CMOS		0	
20	30	UIO	I	UART/SIO ch. 0 data input pin	Hysteresis	CIVIOS		0	
29	31	P60	D	General-purpose I/O port High-current pin	Hysteresis	CMOS		0	
23	51	DTTI	U	MPG waveform sequencer input pin	1 193161 6315				
30	32	P61	D	General-purpose I/O port High-current pin	Hysteresis	CMOS		0	
		TI1		16-bit reload timer ch. 1 input pin					

Pin no.			I/O			I/O type			
LQFP48*1, QFN48*2	LQFP52*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6	
_	33	NC		It is an internally connected pin. Always leave it unconnected.	_	—	_		
		P62		General-purpose I/O port High-current pin					
31	34	TO10	D	8/16-bit composite timer ch. 1 output pin	Hysteresis	CMOS	_	0	
		PPG00		8/16-bit PPG ch. 0 output pin	-				
		OPT0		MPG waveform sequencer output pin					
		P63		General-purpose I/O port High-current pin					
32	35	TO11	D	8/16-bit composite timer ch. 1 output pin	Hysteresis	CMOS	_	0	
		PPG01		8/16-bit PPG ch. 0 output pin					
		OPT1		MPG waveform sequencer output pin					
		P64		General-purpose I/O port High-current pin					
33	36	EC1	D	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS	_	0	
				PPG10		8/16-bit PPG ch. 1 output pin	-		
		OPT2		MPG waveform sequencer output pin					
		P65		General-purpose I/O port High-current pin					
34	37	PPG11	D	8/16-bit PPG ch. 1 output pin	Hysteresis	CMOS	—	0	
		OPT3		MPG waveform sequencer output pin					
		P66		General-purpose I/O port High-current pin					
35	38	PPG20	D	8/16-bit PPG ch. 2 output pin	Hysteresis	CMOS		0	
55	30	PPG1	D	16-bit PPG timer ch. 1 output pin	11951010515	011100		U	
		OPT4		MPG waveform sequencer output pin					
		P67		General-purpose I/O port High-current pin					
		PPG21		8/16-bit PPG ch. 2 output pin					
36	39 TRG1	39 TRG1	TRG1	D	16-bit PPG timer ch. 1 trigger input pin	Hysteresis	CMOS	—	0
		OPT5		MPG waveform sequencer output pin					

Pin	no.		I/O			I/O type		
LQFP48*1, QFN48*2	LQFP52*3	Pin name	circuit type*4	Function	Input	Output	OD*5	PU*6
				General-purpose I/O port				
			External interrupt input pin					
37	40	AN00	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin				
		P01		General-purpose I/O port				
		INT01		External interrupt input pin				
38	41	AN01	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin				
		P02		General-purpose I/O port				
		INT02		External interrupt input pin				
39	42	AN02	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		CMP0_O		Comparator ch. 0 digital output pin				
		P03		General-purpose I/O port				
		INT03		External interrupt input pin				
40	43	AN03	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		CMP1_P		Comparator ch. 1 non-inverting analog input (positive input) pin				
		P04		General-purpose I/O port				
		INT04		External interrupt input pin				
41	44	AN04	Е	8/10-bit A/D converter analog input pin	CMOS/ analog CMOS	—	0	
		CMP1_N		Comparator ch. 1 inverting analog input (negative input) pin				
		P05		General-purpose I/O port				
		INT05		External interrupt input pin				
42	45	AN05	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	—	0
		CMP1_O		Comparator ch. 1 digital output pin				
_	46	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_	_	_
		P06		General-purpose I/O port				0
43	47	INT06	Е	External interrupt input pin	Hysteresis/	CMOS		
ъ	1	AN06		8/10-bit A/D converter analog input pin	analog			

FUJITSU



(Continued)

Pin no.			I/O			I/O type				
LQFP48*1, QFN48*2	LQFP52*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6		
		P07		General-purpose I/O port						
44	48	INT07	Е	External interrupt input pin	Hysteresis/	CMOS		0		
	-10	AN07	L	8/10-bit A/D converter analog input pin	analog	CINCC				
45	49	PF2	А	General-purpose I/O port	Hysteresis	CMOS	0			
45	49	RST		Reset pin	Tysteresis	CIVIOS	0			
46	50	PF0	В	General-purpose I/O port	Hysteresis	CMOS				
40	50	X0	D	Main clock input oscillation pin	Tysteresis	CIVIOS				
47	47 51		F 4	PF1	В	General-purpose I/O port	Hysteresis	CMOS		
47			D	Main clock I/O oscillation pin	1 1931616315	CIVIOS				
48	52	Vss	_	Power supply pin (GND)	—			_		

*1: FPT-48P-M49

*2: LCC-48P-M02

*3: FPT-52P-M11

*4: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

*5: N-ch open drain


*6: Pull-up

(O: Available)

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	Reset input / Hysteresis input	 N-ch open drain output Hysteresis input Reset output
В	Port select Digital output Digital output Standby control Hysteresis input Clock input	 Oscillation circuit High-speed side Feedback resistance: approx. 1 MΩ CMOS output Hysteresis input
	Standby control / Port select P-ch Digital output N-ch Standby control Hysteresis input	
C	Port select Pull-up control Digital output Digital output Digital output Standby control Hysteresis input Clock input	 Oscillation circuit Low-speed side Feedback resistance: approx. 5 MΩ CMOS output Hysteresis input Pull-up control
	Port select Pull-up control Digital output P-ch N-ch Standby control Hysteresis input	

Туре	Circuit		Remarks
D	₹R	Pull-up control	CMOS output Hysteresis input
	P-ch	—— Digital output	Pull-up controlHigh current output
	→ → → → → → → → → → → → → → → → → → →	—— Digital output	
		 Standby control Hysteresis input 	
Е	₹R	Pull-up control	 CMOS output Hysteresis input Pull-up control
		—— Digital output	Analog input
	→ → N-ch	— Digital output	
	•	—— Analog input	
		— A/D control Standby control — Hysteresis input	
F	₹R	Pull-up control	 CMOS output Hysteresis input Pull-up control
	□ ⊢┘ ← P-ch □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢ □ ⊢	— Digital output	
		—— Digital output	
	N-ch	— Standby control	
		— Hysteresis input	
G		Standby control Hysteresis input	N-ch open drain outputHysteresis input
	└─── Digital output →→ N-ch		
Н	□ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Digital output Standby control	 N-ch open drain output CMOS input
			(Continued



FUJITSU



HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.



Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

• Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

• Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

• Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

• Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

• Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moistureresistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125 °C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M Ω).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf



NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARAC-TERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

· Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the Vcc pin and the Vss pin at a location close to this device.

• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.




Note on serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, take measures such as adding a checksum to the end of data in order to detect errors. If an error is detected, retransmit the data.



BLOCK DIAGRAM




CPU CORE

• Memory space

The memory space of the MB95690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95690K Series are shown below.

• Memory maps




MEMORY SPACE

The memory space of the MB95690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas for specific applications such as general-purpose registers and a vector table.

I/O area (addresses: 0x0000 to 0x007F)

- This area contains the control registers and data registers for built-in peripheral functions.
- As the I/O area forms part of the memory space, it can be accessed in the same way as the memory. It can also be accessed at high-speed by using direct addressing instructions.
- Extended I/O area (addresses: 0x0F80 to 0x0FFF)
 - This area contains the control registers and data registers for built-in peripheral functions.
 - As the extended I/O area forms part of the memory space, it can be accessed in the same way as the memory.
- Data area
 - Static RAM is incorporated in the data area as the internal data area.
 - The internal RAM size varies according to product.
 - The RAM area from 0x0090 to 0x00FF can be accessed at high-speed by using direct addressing instructions.
 - In MB95F698K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
 - In MB95F696K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
 - In MB95F694K, the area from 0x0090 to 0x028F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
 - In MB95F694K/F696K/F698K, the area from 0x0100 to 0x01FF can be used as a general-purpose register area.
- Program area
 - The Flash memory is incorporated in the program area as the internal program area.
 - The Flash memory size varies according to product.
 - The area from 0xFFC0 to 0xFFFF is used as the vector table.
 - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register.

Memory space map



AREAS FOR SPECIFIC APPLICATIONS

The general-purpose register area and vector table area are used for the specific applications.

- General-purpose register area (Addresses: 0x0100 to 0x01FF)
 - This area contains the auxiliary registers used for 8-bit arithmetic operations, transfer, etc.
 - As this area forms part of the RAM area, it can also be used as conventional RAM.
 - When the area is used as general-purpose registers, general-purpose register addressing enables highspeed access with short instructions.
- Non-volatile register data area (Addresses: 0xFFBB to 0xFFBF)
 - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register. For details, refer to "CHAPTER 27 NON-VOLATILE REGISTER (NVR) INTERFACE" in the hardware manual of the MB95690K Series.
- Vector table area (Addresses: 0xFFC0 to 0xFFFF)
 - This area is used as the vector table for vector call instructions (CALLV), interrupts, and resets.
 - The top of the Flash memory area is allocated to the vector table area. The start address of a service routine is set to an address in the vector table in the form of data.

"■ INTERRUPT SOURCE TABLE" lists the vector table addresses corresponding to vector call instructions, interrupts, and resets.

For details, refer to "CHAPTER 4 RESET", "CHAPTER 5 INTERRUPTS" and "A.2 Special Instruction ■ Special Instruction ● CALLV #vct" in "APPENDIX" in the hardware manual of the MB95690K Series.

• Direct bank pointer and access area

Direct bank pointer (DP[2:0])	Operand-specified dir	Access area
0bXXX (It does not affect mapping.)	0x0000 to 0x007F	0x0000 to 0x007F
0b000 (initial value)	0x0090 to 0x00FF	0x0090 to 0x00FF
0b001		0x0100 to 0x017F
0b010		0x0180 to 0x01FF
0b011		0x0200 to 0x027F
0b100	0x0080 to 0x00FF	0x0280 to 0x02FF*1
0b101		0x0300 to 0x037F
0b110		0x0380 to 0x03FF
0b111		0x0400 to 0x047F*2

*1: Due to the memory size limit, the available access area is up to "0x028F" in MB95F694K.

*2: Due to the memory size limit, the available access area is up to "0x047F" in MB95F696K/F698K.

■ I/O MAP

Address	Register abbreviation	Register name		Initial value
0x0000	PDR0	Port 0 data register		0b00000000
0x0001	DDR0	Port 0 direction register		0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b0000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004		(Disabled)	_	
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E	STBC2	Standby control register 2	R/W	0b00000000
0x000F to 0x0011	_	(Disabled)		_
0x0012	PDR4	Port 4 data register		0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)		_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b00000000
0x001A to 0x0027	_	(Disabled)		_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register		0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register		0b00000000
0x002C	PUL0	Port 0 pull-up register		0b00000000
0x002D	PUL1	Port 1 pull-up register		0b00000000
0x002E, 0x002F	_	(Disabled)		_
0x0030	PUL4	Port 4 pull-up register		0b0000000
0x0031	PUL6	Port 6 pull-up register		0b00000000
0x0032	PUL7	Port 7 pull-up register		0b0000000



Address	Register abbreviation	Register name		Initial value
0x0033, 0x0034	_	(Disabled)		_
0x0035	PULG	Port G pull-up register	R/W	0b0000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1		0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1		0b0000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b0000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b0000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b0000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b0000000
0x003E	PC21	8/16-bit PPG timer 21 control register	R/W	0b0000000
0x003F	PC20	8/16-bit PPG timer 20 control register	R/W	0b00000000
0x0040	TMCSRH1	16-bit reload timer control status register (upper) ch. 1	R/W	0b00000000
0x0041	TMCSRL1	16-bit reload timer control status register (lower) ch. 1	R/W	0b0000000
0x0042	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x0043	CMR1	Comparator control register ch. 1	R/W	0b11000101
0x0044	PCNTH1	16-bit PPG status control register (upper)	R/W	0b00000000
0x0045	PCNTL1	16-bit PPG status control register (lower)		0b00000000
0x0046, 0x0047	_	(Disabled)		_
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b0000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b0000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b0000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b0000000
0x004C, 0x004D		(Disabled)	_	
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b0000001
0x0050	SCR	LIN-UART serial control register	R/W	0b0000000
0x0051	SMR	LIN-UART serial mode register	R/W	0b00000000
0x0052	SSR	LIN-UART serial status register		0b00001000
0.0050	RDR	LIN-UART receive data register		050000000
0x0053	TDR	LIN-UART transmit data register	R/W	0b0000000
0x0054	ESCR	LIN-UART extended status control register		0b00000100
0x0055	ECCR	LIN-UART extended communication control register		0b000000XX
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0		0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0		0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0		0b0000001

0x0059 0x005A		ddress Register abbreviation Register name		Initial value	
0x005A	TDR0	UART/SIO serial output data register ch. 0		0b0000000	
	RDR0	UART/SIO serial input data register ch. 0		0b0000000	
0x005B					
to 0x005F	_	(Disabled)	—	—	
	IBCR00	120 hue control register 0 ch. 0		060000000	
0x0060		I ² C bus control register 0 ch. 0	R/W R/W	0b0000000	
0x0061	IBCR10 IBSR0	I ² C bus control register 1 ch. 0	R/W	0b0000000 0b00000000	
0x0062		I ² C bus status register ch. 0			
0x0063	IDDR0	I ² C data register ch. 0	R/W	0b0000000	
0x0064	IAAR0	I ² C address register ch. 0	R/W	0b0000000	
0x0065	ICCR0	I ² C clock control register ch. 0	R/W	060000000	
0x0066	OPCUR	16-bit MPG output control register (upper)	R/W	0b0000000	
0x0067	OPCLR	16-bit MPG output control register (lower)	R/W	0b0000000	
0x0068	IPCUR	16-bit MPG input control register (upper)	R/W	0b0000000	
0x0069	IPCLR	16-bit MPG input control register (lower)	R/W	0b0000000	
0x006A	NCCR	16-bit MPG noise cancellation control register	R/W	0b0000000	
0x006B	TCSR	16-bit MPG timer control status register	R/W	0b0000000	
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b0000000	
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b0000000	
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b0000000	
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b0000000	
0x0070	_	(Disabled)		—	
0x0071	FSR2	Flash memory status register 2	R/W	0b0000000	
0x0072	FSR	Flash memory status register	R/W	0b000X0000	
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b0000000	
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX	
0x0075	FSR4	Flash memory status register 4	R/W	0b0000000	
0x0076	WREN	Wild register address compare enable register	R/W	0b0000000	
0x0077	WROR	Wild register data test setting register	R/W	0b0000000	
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	—	
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111	
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111	
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111	
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111	
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111	
0x007E	ILR5	Interrupt level setting register 5		0b11111111	
0x007F	_	(Disabled)		_	
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b0000000	
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b0000000	
0x0F82	WRDR0	Wild register data setting register ch. 0		0b0000000	



Address	Register abbreviation	n Register name		Initial value	
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1		0b00000000	
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1		0b0000000	
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b0000000	
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b0000000	
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b0000000	
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000	
0x0F89		(- ,,)			
to 0x0F91	—	(Disabled)	—	—	
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b0000000	
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000	
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000	
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b0000000	
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000	
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b0000000	
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b0000000	
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b0000000	
0x0F9A	T10DR	8/16-bit composite timer 10 data register		0b0000000	
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register		0b00000000	
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111	
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111	
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111	
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111	
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111	
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111	
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111	
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111	
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b0000000	
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000	
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	0b11111111	
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register		0b11111111	
0x0FA8	TMRH1	16-bit reload timer timer register (upper) ch. 1		0100000000	
	TMRLRH1	16-bit reload timer reload register (upper) ch. 1	— R/W	0b00000000	
0.0540	TMRL1	16-bit reload timer timer register (lower) ch. 1		050000000	
0x0FA9	TMRLRL1	16-bit reload timer reload register (lower) ch. 1	— R/W	0600000000	
0x0FAA	PDS21	8/16-bit PPG21 duty setting buffer register		0b11111111	
0x0FAB	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	0b11111111	

Address	Register abbreviation	Register name		Initial value
0x0FAC				
to 0x0FAF	—	(Disabled)	—	_
0x0FB0	PDCRH1	16-bit PPG downcounter register (upper) ch. 1	R	0b0000000
0x0FB1	PDCRL1	16-bit PPG downcounter register (lower) ch. 1	R	0b0000000
0x0FB2	PCSRH1	16-bit PPG cycle setting buffer register (upper) ch. 1	R/W	0b11111111
0x0FB3	PCSRL1	16-bit PPG cycle setting buffer register (lower) ch. 1	R/W	0b11111111
0x0FB4	PDUTH1	16-bit PPG duty setting buffer register (upper) ch. 1	R/W	0b11111111
0x0FB5	PDUTL1	16-bit PPG duty setting buffer register (lower) ch. 1	R/W	0b11111111
0x0FB6 to 0x0FBB	_	(Disabled)	_	_
0x0FBC	BGR1	LIN-UART baud rate generator register 1	R/W	0b0000000
0x0FBD	BGR0	LIN-UART baud rate generator register 0	R/W	0b0000000
0x0FBE	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	0b00000000
0x0FC0, 0x0FC1	_	(Disabled)		_
0x0FC2	AIDRH	A/D input disable register (upper)	R/W	0b0000000
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b0000000
0x0FC4	OPDBRH0	16-bit MPG output data buffer register (upper) ch. 0	R/W	0b00000000
0x0FC5	OPDBRL0	16-bit MPG output data buffer register (lower) ch. 0	R/W	0b00000000
0x0FC6	OPDBRH1	16-bit MPG output data buffer register (upper) ch. 1	R/W	0b00000000
0x0FC7	OPDBRL1	16-bit MPG output data buffer register (lower) ch. 1	R/W	0b00000000
0x0FC8	OPDBRH2	16-bit MPG output data buffer register (upper) ch. 2	R/W	0b00000000
0x0FC9	OPDBRL2	16-bit MPG output data buffer register (lower) ch. 2	R/W	0b0000000
0x0FCA	OPDBRH3	16-bit MPG output data buffer register (upper) ch. 3	R/W	0b00000000
0x0FCB	OPDBRL3	16-bit MPG output data buffer register (lower) ch. 3	R/W	0b00000000
0x0FCC	OPDBRH4	16-bit MPG output data buffer register (upper) ch. 4	R/W	0b00000000
0x0FCD	OPDBRL4	16-bit MPG output data buffer register (lower) ch. 4	R/W	0b00000000
0x0FCE	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0b00000000
0x0FCF	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0b0000000
0x0FD0	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6		0b00000000
0x0FD1	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6		0b00000000
0x0FD2	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7		0b0000000
0x0FD3	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7		0b00000000
0x0FD4	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8		0b0000000
0x0FD5	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8		0b0000000
0x0FD6	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9		0b0000000
0x0FD7	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9		0b0000000



(Continued)

Address	Register abbreviation	Register name		Initial value
0x0FD8	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0b0000000
0x0FD9	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A		0b0000000
0x0FDA	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0b0000000
0x0FDB	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0b0000000
0x0FDC	OPDUR	16-bit MPG output data register (upper)	R	0b0000XXXX
0x0FDD	OPDLR	16-bit MPG output data register (lower)	R	0bXXXXXXXX
0x0FDE	CPCUR	16-bit MPG compare clear register (upper)	R/W	0bXXXXXXXX
0x0FDF	CPCLR	16-bit MPG compare clear register (lower)	R/W	0bXXXXXXXX
0x0FE0	LVDPW	LVD reset circuit password register	R/W	0b0000000
0x0FE1	_	(Disabled)	—	—
0x0FE2	TMBUR	16-bit MPG timer buffer register (upper)		0bXXXXXXXX
0x0FE3	TMBLR	16-bit MPG timer buffer register (lower)		0bXXXXXXXX
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)		—
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register		0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b0000000
0x0FEA	CMDR	Clock monitoring data register	R	0b0000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)		0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)		0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)		—
0x0FEF	WICR	Interrupt pin selection circuit control register		0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)		—

• R/W access symbols

R/W : Readable/Writable

- R : Read only
- Initial value symbols
 - 0 : The initial value of this bit is "0".
 - 1 : The initial value of this bit is "1".
 - X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O PORTS

• List of port registers

Register name	Read/Write	Initial value	
Port 0 data register	PDR0	R, RM/W	0b0000000
Port 0 direction register	DDR0	R/W	0b0000000
Port 1 data register	PDR1	R, RM/W	0b0000000
Port 1 direction register	DDR1	R/W	0b0000000
Port 4 data register	PDR4	R, RM/W	0b0000000
Port 4 direction register	DDR4	R/W	0b0000000
Port 6 data register	PDR6	R, RM/W	0b0000000
Port 6 direction register	DDR6	R/W	0b0000000
Port 7 data register	PDR7	R, RM/W	0b0000000
Port 7 direction register	DDR7	R/W	0b0000000
Port F data register	PDRF	R, RM/W	0b0000000
Port F direction register	DDRF	R/W	0b0000000
Port G data register	PDRG	R, RM/W	0b0000000
Port G direction register	DDRG	R/W	0b0000000
Port 0 pull-up register	PUL0	R/W	0b0000000
Port 1 pull-up register	PUL1	R/W	0b0000000
Port 4 pull-up register	PUL4	R/W	0b0000000
Port 6 pull-up register	PUL6	R/W	0b0000000
Port 7 pull-up register	PUL7	R/W	0b0000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (upper)	AIDRH	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W : Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 0

• P00/INT00/AN00/CMP0_P pin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- 8/10-bit A/D converter analog input pin (AN00)
- Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0_P)

• P01/INT01/AN01/CMP0_N pin

This pin has the following peripheral functions:

- External interrupt input pin (INT01)
- 8/10-bit A/D converter analog input pin (AN01)
- Comparator ch. 0 inverting analog input (negative input) pin (CMP0_N)
- P03/INT03/AN03/CMP1_P pin


This pin has the following peripheral functions:

- External interrupt input pin (INT03)
- 8/10-bit A/D converter analog input pin (AN03)
- Comparator ch. 1 non-inverting analog input (positive input) pin (CMP1_P)
- P04/INT04/AN04/CMP1_N pin

This pin has the following peripheral functions:

- External interrupt input pin (INT04)
- 8/10-bit A/D converter analog input pin (AN04)
- Comparator ch. 1 inverting analog input (negative input) pin (CMP1_N)

• Block diagram of P00/INT00/AN00/CMP0_P, P01/INT01/AN01/CMP0_N, P03/INT03/AN03/CMP1_P and P04/INT04/AN04/CMP1_N





MB95690K Series

• P02/INT02/AN02/CMP0_O pin


This pin has the following peripheral functions:

- External interrupt input pin (INT02)
- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0_O)
- P05/INT05/AN05/CMP1_O pin

This pin has the following peripheral functions:

- External interrupt input pin (INT05)
- 8/10-bit A/D converter analog input pin (AN05)
- Comparator ch. 1 digital output pin (CMP1_O)

Block diagram of P02/INT02/AN02/CMP0_O and P05/INT05/AN05/CMP1_O




(Continued)

- P06/INTÓ6/AN06 pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT06)
 - 8/10-bit A/D converter analog input pin (AN06)

• P07/INT07/AN07 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- 8/10-bit A/D converter analog input pin (AN07)
- Block diagram of P06/INT06/AN06 and P07/INT07/AN07



(3) Port 0 registersPort 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.				
FDRU	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.				
DDR0	0		Port input enabled	1				
DDRU	1		Port output enable	d				
PUL0	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
AIDRL	0		Analog input enabled					
AIDICE	1		Port input enabled	1				

• Correspondence between registers and pins for port 0

		Correspondence between related register bits and pins						
Pin name	P07	P06	P05	P04	P03	P02	P01	P00
PDR0								
DDR0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PUL0	DILT	DILO	DIIO	DIL4	DILO	DILZ	DILI	DILU
AIDRL								

(4) Port 0 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
 - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR0 register returns the PDR0 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (lower) (AIDRL) to "1".
 - If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
 - When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
 - Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- · Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT00 to INT07), the input is enabled and not blocked.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation as an analog input pin
 - Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".



(Continued)

- Operation as an external interrupt input pin
 - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin (only for P00 and P03)
 - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register ch. 0/ch. 1 (CMR0/CMR1:VCID) is set to "0", the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit to "1".
 - For details of the comparator, refer to "CHAPTER 28 COMPARATOR" in the hardware manual of the MB95690K Series.
- Operation as a comparator input pin (only for P01 and P04)
 - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit (VCID) and the negative analog input voltage source select bit (BGRS) in the comparator control register ch. 0/ch. 1 (CMR0/CMR1) are both set to "0", the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit or the BGRS bit to "1".
 - For details of the comparator, refer to "CHAPTER 28 COMPARATOR" in the hardware manual of the MB95690K Series.

2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)

(2) Block diagrams of port 1

• P10/PPG10* pin

- This pin has the following peripheral function:
- 8/16-bit PPG ch. 1 output pin (PPG10)
- P11/PPG11* pin

This pin has the following peripheral function:


- 8/16-bit PPG ch. 1 output pin (PPG11)
- P13/PPG00* pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 0 output pin (PPG00)
- P14/PPG01* pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 0 output pin (PPG01)
- P15/PPG20* pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 2 output pin (PPG20)
- P16/PPG21* pin

This pin has the following peripheral function:


- 8/16-bit PPG ch. 2 output pin (PPG21)
- *: The 8/16-bit PPG output pins are mapped to pins according to the setting of the PPGSEL bit in the SYSC register. See the table below for details.

8/16-bit PPG output pin	SYSC:PPGSEL = 0	SYSC:PPGSEL = 1			
o/ 10-bit FFG Output pill	Pin				
PPG00	P13	P62			
PPG01	P14	P63			
PPG10	P10	P64			
PPG11	P11	P65			
PPG20	P15	P66			
PPG21	P16	P67			

• Block diagram of P10/PPG10, P11/PPG11, P13/PPG00, P14/PPG01, P15/PPG20 and P16/PPG21




- P12/DBG pin
 - This pin has the following peripheral function:
 - DBG input pin (DBG)
- Block diagram of P12/DBG



(Continued)

- P17/SNIÓ pin
 - This pin has the following peripheral function:
 - Trigger input pin for the position detection function of the MPG waveform sequencer (SNI0)

• Block diagram of P17/SNI0



(3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.				
FURI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*				
DDR1	0		Port input enabled	b				
DURT	1		Port output enable	d				
PUL1	0		Pull-up disabled					
FULT	1		Pull-up enabled					

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins						
Pin name	P17	P16	P15	P14	P13	P12	P11	P10
PDR1								
DDR1	bit7	bit6	bit5	bit4	bit3	bit2*	bit1	bit0
PUL1								

*: Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the setting of bit2 in the PUL1 register.

(4) Port 1 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
 - Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port 4 configuration


Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (upper) (AIDRH)

(2) Block diagrams of port 4

• P40/AN08 pin

- This pin has the following peripheral function:
- 8/10-bit A/D converter analog input pin (AN08)
- P41/AN09 pin
 - This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN09)
- P42/AN10 pin
 - This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN10)
- P43/AN11 pin
 - This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN11)
- Block diagram of P40/AN08, P41/AN09, P42/AN10 and P43/AN11




MB95690K Series

• P44/TO1 pin

This pin has the following peripheral function:


- 16-bit reload timer ch. 1 output pin (TO1)
- P46/SOT pin
 - This pin has the following peripheral function:
 - LIN-UART data output pin (SOT)
- Block diagram of P44/TO1 and P46/SOT



(Continued)


- P45/SCK pin
 - This pin has the following peripheral functions:
 - LIN-UART clock I/O pin (SCK)

• Block diagram of P45/SCK



- P47/SIN pin
 - This pin has the following peripheral function:
 - LIN-UART data input pin (SIN)

• Block diagram of P47/SIN



(3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
FDR4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.				
DDR4	0		Port input enabled					
DDR4	1		Port output enable	d				
PUL4	0		Pull-up disabled					
FUL4	1		Pull-up enabled					
AIDRH	0		Analog input enabled					
	1		Port input enabled	t				

• Correspondence between registers and pins for port 4

		Correspondence between related register bits and pins							
Pin name	P47	P46	P45	P44	P43	P42	P41	P40	
PDR4									
DDR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
PUL4					DIIS	DILZ	DILI	DILU	
AIDRH	-	-	-	-					

(4) Port 4 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
 - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR4 register returns the PDR4 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (upper) (AIDRH) to "1"
 - If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
 - When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRH register corresponding to that pin to "1".
 - Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRH register is initialized to "0".

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P45/SCK and P47/SIN is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation as an analog input pin
 - Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRH register to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".



(Continued)

• Operation of the pull-up register

Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.



4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)

(2) Block diagrams of port 6


• P60/DTTI pin

- This pin has the following peripheral function:
- MPG waveform sequencer input pin (DTTI)
- P61/TI1 pin

This pin has the following peripheral function:

• 16-bit reload timer ch. 1 input pin (TI1)

Block diagram of P60/DTTI and P61/TI1



• P62/TO10/PPG00/OPT0 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 1 output pin (TO10)
- 8/16-bit PPG ch. 0 output pin (PPG00)
- MPG waveform sequencer output pin (OPT0)
- P63/TO11/PPG01/OPT1 pin

This pin has the following peripheral functions:


- 8/16-bit composite timer ch. 1 output pin (TO11)
- 8/16-bit PPG ch. 0 output pin (PPG01)
- MPG waveform sequencer output pin (OPT1)
- P65/PPG11/OPT3 pin

This pin has the following peripheral functions:

- 8/16-bit PPG ch. 1 output pin (PPG11)
- MPG waveform sequencer output pin (OPT3)
- P66/PPG20/PPG1/OPT4 pin

This pin has the following peripheral functions:

- 8/16-bit PPG ch. 2 output pin (PPG20)
- 16-bit PPG timer ch. 1 output pin (PPG1)
- MPG waveform sequencer output pin (OPT4)
- Block diagram of P62/TO10/PPG00/OPT0, P63/TO11/PPG01/OPT1, P65/PPG11/OPT3 and P66/PPG20/PPG1/OPT4



MB95690K Series

(Continued)


- P64/EC1/PPG10/OPT2 pin
 - This pin has the following peripheral functions:
 - 8/16-bit composite timer ch. 1 clock input pin (EC1)
 - 8/16-bit PPG ch. 1 output pin (PPG10)
 - MPG waveform sequencer output pin (OPT2)

• P67/PPG21/TRG1/OPT5 pin

This pin has the following peripheral functions:

- 8/16-bit PPG ch. 2 output pin (PPG21)
- 16-bit PPG timer ch. 1 trigger input pin (TRG1)
- MPG waveform sequencer output pin (OPT5)

• Block diagram of P64/EC1/PPG10/OPT2 and P67/PPG21/TRG1/OPT5



(3) Port 6 registers

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.				
FDRO	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.				
DDR6	0		Port input enabled	1				
DDRO	1		Port output enable	d				
PUL6	0		Pull-up disabled					
FULO	1		Pull-up enabled					

• Correspondence between registers and pins for port 6

		Correspondence between related register bits and pins						
Pin name	P67	P66	P65	P64	P63	P62	P61	P60
PDR6								
DDR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PUL6								

58



(4) Port 6 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
 - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR6 register returns the PDR6 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
 - Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

• Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P64/EC1 and P67/TRG1 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 7 direction register (DDR7)
- Port 7 pull-up register (PUL7)


(2) Block diagrams of port 7

• P70/TO00 pin

- This pin has the following peripheral function:
- 8/16-bit composite time ch. 0 output pin (TO00)
- P71/TO01 pin

This pin has the following peripheral function:

- 8/16-bit composite timer ch. 0 output pin (TO01)
- P76/UO0 pin
 - This pin has the following peripheral function:
 - UART/SIO ch. 0 data output pin (UO0)
- Block diagram of P70/TO00, P71/TO01 and P76/UO0




MB95690K Series

• P72/SCL pin


This pin has the following peripheral function:


- I²C bus interface ch. 0 clock I/O pin (SCL)
- P73/SDA pin
 - This pin has the following peripheral function:
 - I²C bus interface ch. 0 data I/O pin (SDA)

• Block diagram of P72/SCL and P73/SDA



- P74/EC0 pin
 - This pin has the following peripheral functions:
 - 8/16-bit composite timer ch. 0 clock input pin (EC0)








- P75/UCK0 pin
 - This pin has the following peripheral function:
 - UART/SIO ch. 0 clock I/O pin (UCK0)

• Block diagram of P75/UCK0






(Continued)

- P77/UI0 pin
 - This pin has the following peripheral function:
 - UART/SIO ch. 0 data input pin (UI0)

• Block diagram of P77/UI0



(3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.					
F DIVI	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.*					
DDR7	0		Port input enabled	ł					
DDRI	1		Port output enable	d					
PUL7	0		Pull-up disabled						
F UL7	1		Pull-up enabled						

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins						
Pin name	P77	P76	P75	P74	P73	P72	P71	P70
PDR7					bit3	bit2		
DDR7	bit7	bit6	bit5	bit4	DILO	DILZ	bit1	bit0
PUL7					-	-		

(4) Port 7 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
 - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR7 register returns the PDR7 register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR7 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR7 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR7 register corresponding to the input pin of a peripheral function to "0".
 - Reading the PDR7 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

• Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P74/EC0, P75/UCK0 and P77/UI0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.


(1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)


(2) Block diagrams of port F

- PF0/X0 pin
 - This pin has the following peripheral function:
 - Main clock input oscillation pin (X0)
- PF1/X1 pin
 - This pin has the following peripheral function:
 - Main clock I/O oscillation pin (X1)
- Block diagram of PF0/X0 and PF1/X1



- PF2/RST pin
 - This pin has the following peripheral function:
 - Reset pin (RST)

Block diagram of PF2/RST



(3) Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
FDIN	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enabled					
DURF	1		Port output enable	d				

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

	Correspondence between related register bits and pins								
Pin name	-	-	-	-	-	PF2	PF1	PF0	
PDRF	_	_	_	_		bit2*	bit1	bit0	
DDRF	-	-	-	-	-	DILZ	DILI	DILU	

*: When the external reset is selected (SYSC:RSTEN = 1), the port function cannot be used.

(4) Port F operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
 - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRF register returns the PDRF register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
 - If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

• Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95690K Series.

(1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

(2) Block diagram of port G

• PG1/X0A/SNI1 pin


- This pin has the following peripheral functions:
- Subclock input oscillation pin (X0A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI1)

• PG2/X1A/SNI2 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI2)

Block diagram of PG1/X0A/SNI1 and PG2/X1A/SNI2



(3) Port G registersPort G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write		
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.		
FDKG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.		
DDRG	0	Port input enabled				
DDKG	1	Port output enabled				
PULG	0	Pull-up disabled				
FOLG	1	Pull-up enabled				

• Correspondence between registers and pins for port G

	Correspondence between related register bits and pins								
Pin name	-	-	-	-	-	PG2	PG1	-	
PDRG									
DDRG	-	-	-	-	-	bit2	bit1	-	
PULG									



(4) Port G operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
 - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRG register returns the PDRG register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
 - If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDRG register corresponding to the input pin of a peripheral function to "0".
 - Reading the PDRG register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

■ INTERRUPT SOURCE TABLE

Interrupt source	Interrupt request number	Vector table address		Interrupt level setting register		Priority order of interrupt sources of the same level	
interrupt source		Upper	Lower	Register	Bit	(occurring simultaneously)	
External interrupt ch. 0	IRQ00	0xFFFA			1.00 [4:0]	High	
External interrupt ch. 4	IRQUU	UXFFFA	0xFFFB	ILR0	L00 [1:0]	L L	
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	T	
External interrupt ch. 5	IRQUI						
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	1 02 [1.0]		
External interrupt ch. 6	INQUZ	UXFFFO	UXFFFI	ILRU	L02 [1:0]		
External interrupt ch. 3	IRQ03	0 5554	0xFFF5	ILR0	L03 [1:0]		
External interrupt ch. 7		0xFFF4					
UART/SIO ch. 0	IRQ04	0	0		L04 [1:0]		
MPG (DTTI)		0xFFF2	0xFFF3	ILR1			
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]		
LIN-UART (reception)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]		
LIN-UART (transmission)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]		
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]		
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]		
8/16-bit PPG ch. 2 (upper)	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]		
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]		
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]		
8/16-bit PPG ch. 2 (lower)	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]		
16-bit reload timer ch. 1							
MPG (write timing/compare clear)	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]		
I ² C bus interface ch. 0							
16-bit PPG timer ch. 1							
MPG (position detection/compare interrupt)	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]		
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]		
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]		
Watch prescaler		0xFFD2	0xFFD3	ILR5	L20 [1:0]		
Comparator ch. 0	IRQ20						
Comparator ch. 1	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]		
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	↓	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low	




■ PIN STATES IN EACH MODE

D'	Normal		Stop	mode	Watch	mode	0
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	-
PF0/X0	I/O port*1	I/O port*1	 Previous state kept Input blocked*^{1,*2} 	- Hi-Z - Input blocked*1,*2	 Previous state kept Input blocked*1,*2 	- Hi-Z - Input blocked*1,*2	 Hi-Z Input enabled*³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PF1/X1	I/O port*1	I/O port*1	 Previous state kept Input blocked*^{1,*2} 	kept - HI-Z I Input - Input - I		- Hi-Z - Input blocked*1,*2	 Hi-Z Input enabled*³ (However, it does not function.)
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*
PF2/RST	I/O port	I/O port	- Previous state kept - Input - Input		 Previous state kept Input blocked^{*1, *2} 	- Hi-Z - Input blocked*1,*2	 Hi-Z Input enabled*³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG1/X0A/ SNI1	I/O port*1	I/O port*1	 Previous state kept Input blocked^{*1, *2} 	- Hi-Z*5 - Input blocked*1,*2	 Previous state kept Input blocked^{*1, *2} 	- Hi-Z*5 - Input blocked*1,*2	 Hi-Z Input enabled*³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG2/X1A/ SNI2	I/O port*1	I/O port*1	 Previous state kept Input blocked^{*1, *2} 	- Hi-Z*5 - Input blocked*1,*2	 Previous state kept Input blocked*1,*2 	- Hi-Z*5 - Input blocked*1,*2	 Hi-Z Input enabled*³ (However, it does not function.)
P00/INT00/ AN00/ CMP0_P P01/INT01/ AN01/ CMP0_N	peripheral	I/O port/ peripheral	- Previous state	- Hi-Z*⁵ - Input	- Previous state kept	- Hi-Z*⁵ - Input	- Hi-Z - Input
P03/INT03/ AN03/ CMP1_P	function I/O/ analog input	function I/O/ analog input	 Input blocked^{*2, *6} 	blocked ^{*2, *6}	 Input blocked^{*2, *6} 	blocked ^{*2, *6}	blocked*2
P04/INT04/ AN04/ CMP1_N							
P02/INT02/ AN02/ CMP0_O	peripheral	I/O port/ peripheral	- Previous state kept* ⁸	- Hi-Z*⁵ - Input	- Previous state kept*8	- Hi-Z*⁵ - Input	- Hi-Z - Input
P05/INT05/ AN05/ CMP1_O	function I/O/ analog input	function I/O/ analog input	- Input blocked* ^{2, *7}	blocked*2, *7	 Input blocked^{*2, *7} 	blocked*2, *7	blocked*2
P06/INT06/ AN06 P07/INT07/ AN07	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept Input blocked^{*2, *7} 	 Hi-Z*⁵ Input blocked*^{2, *7} 	 Previous state kept Input blocked*^{2, *7} 	- Hi-Z* ⁵ - Input blocked* ^{2, *7}	- Hi-Z - Input blocked*2

D:	Normal		Stop	mode	Watch	mode	0
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P12/DBG	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input blocked*2 	- Hi-Z - Input blocked*2	 Previous state kept Input blocked*2 	- Hi-Z - Input blocked*2	 Hi-Z Input enabled*³ (However, it does not function.)
P10/PPG10							
P11/PPG11							- Hi-Z
P13/PPG00	I/O port/	I/O port/	- Previous state	- Hi-Z*5	- Previous state	- Hi-Z*⁵	 Input enabled^{*3}
	peripheral function I/O	peripheral function I/O	 kept Input blocked*2 	- Input blocked*2	kept - Input blocked*2	- Input blocked*2	(However, it
P15/PPG20			inpat bicence		inpat bicence		does not function.)
P16/PPG21 P17/SNI0							ranodonij
P40/AN08							
P41/AN09	I/O port/	I/O port/	- Previous state	- Hi-Z*⁵	- Previous state	- Hi-Z	- Hi-Z
P42/AN10	analog input	analog input	kept - Input blocked*2	- Input blocked*2	kept - Input blocked*2	- Input blocked*2	 Input blocked^{*2}
P43/AN11							DIOCKEU
P44/TO1	I/O port/ peripheral	I/O port/ peripheral	 Previous state kept 	- Hi-Z*5	 Previous state kept 	- Hi-Z* ⁵	- Hi-Z - Input enabled* ³
P46/SOT	function I/O	function I/O	- Input blocked*2	 Input blocked*2 	- Input blocked*2	 Input blocked*2 	(However, it does not function.)
P45/SCK	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input 	- Hi-Z*₅ - Input blocked*7	 Previous state kept Input 	- Hi-Z* ⁵ - Input blocked* ^{2, *7}	 Hi-Z Input enabled^{*3} (However, it
P47/SIN			blocked*2, *7		blocked* ^{2, *7}	blocked	does not function.)
P60/DTTI							
P61/TI1							
P62/TO10/ PPG00/ OPT0	I/O port/ peripheral	I/O port/ peripheral	 Previous state kept 	- Hi-Z*5	 Previous state kept 	- Hi-Z*5	 Hi-Z Input enabled^{*3}
P63/TO11/ PPG01/ OPT1	function I/O	function I/O	- Input blocked*2	 Input blocked^{*2} 	- Input blocked*2	- Input blocked*2	(However, it does not function.)
P65/PPG11/ OPT3							
P66/PPG1/ PPG20/ OPT4							
P64/EC1/ PPG10/ OPT2 P67/TRG1/	I/O port/ peripheral	I/O port/ peripheral	 Previous state kept Input 	- Hi-Z*⁵ - Input	 Previous state kept Input 	- Hi-Z* ⁵ - Input	 Hi-Z Input enabled^{*3} (However, it
PPG21/ OPT5	function I/O	function I/O	blocked* ^{2, *7}	blocked*2, *7	blocked* ^{2, *7}	blocked* ^{2, *7}	does not function.)

FUJITSU



(Continued)

Pin name	Normal	Sleen mede	Stop	mode	Watch	mode	On reset
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P72/SCL	I/O port/ peripheral	I/O port/ peripheral	 Previous state kept 	- Hi-Z	 Previous state kept 	- Hi-Z - Input	 Hi-Z Input enabled^{*3}
P73/SDA	function I/O	function I/O	 Input blocked^{*2, *9} 	- Input hput blockod*2 *9		blocked ^{*2, *9}	(However, it does not function.)
P70/TO00							- Hi-Z - Input
P71/TO01	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input blocked*2 	 Hi-Z^{*5} Input blocked^{*2} 	 Previous state kept Input blocked*2 	 Hi-Z^{*5} Input blocked^{*2} 	enabled* ³ (However, it
P76/UO0			input biookou		input blocked		does not function.)
P74/EC0	1/O port/	1/O post/	- Previous state	11: 7*5	- Previous state	11: 7*5	- Hi-Z - Input
P75/UCK0	function I/O function I/O - Input		 Hi-Z^{*5} Input blocked^{*2, *7} 	kept - Input	 Hi-Z*⁵ Input blocked*^{2, *7} 	enabled* ³ (However, it	
P77/UI0			blocked* ^{2, *7}	2.00.000	blocked* ^{2, *7}	2.00.00	does not function.)

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

*1: The pin stays at the state shown when configured as a general-purpose I/O port.

- *2: "Input blocked" means direct input gate operation from the pin is disabled.
- *3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- *4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- *5: The pull-up control setting is still effective.
- *6: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled, and an analog signal can also be input to generate a comparator interrupt when the comparator interrupt is enabled.
- *7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- *8: The output function of the comparator is still in operation in stop mode and watch mode.
- *9: The I²C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to the hardware manual of the MB95690K Series.


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Deremeter	Symbol	Rat	ing	Unit	Remarks		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V			
Input voltage*1	Vı	Vss - 0.3	Vss+6	V	*2		
Output voltage*1	Vo	Vss - 0.3	Vss+6	V	*2		
Maximum clamp current		-2	+2	mA	Applicable to specific pins*3		
Total maximum clamp current	Σ Iclamp		20	mA	Applicable to specific pins*3		
"L" level maximum output current	lol	—	15	mA			
"L" level average current	Iolav1		4	mA	Other than P60 to P67 Average output current = operating current × operating ratio (1 pin)		
L level average current	Iolav2		12		P60 to P67 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣΙοι	_	100	mA			
"L" level total average output current	Σ Iolav	_	37	mA	Total average output current = operating current × operating ratio (Total number of pins)		
"H" level maximum output current	Іон	_	-15	mA			
"H" level average current	Іонау1		-4	mA	Other than P60 to P67 Average output current = operating current × operating ratio (1 pin)		
Theveraverage current	Іонау2		-8		P60 to P67 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон	—	-100	mA			
"H" level total average output current	ΣΙοήαν	_	-47	mA	Total average output current = operating current × operating ratio (Total number of pins)		
Power consumption	Pd	—	320	mW			
Operating temperature	TA	-40	+85	°C			
Storage temperature	Tstg	-55	+150	°C			

(Continued)

- *1: These parameters are based on the condition that Vss is 0.0 V.
- *2: V1 and V0 must not exceed Vcc + 0.3 V. V1 must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the IcLAMP rating is used instead of the V1 rating.
- *3: Specific pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1, PG2
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks		
Farameter	Symbol	Min	Max		i i i i i i i i i i i i i i i i i i i		
Power supply voltage	Vcc	2.88	5.5	V			
Decoupling capacitor	Cs	0.022	1	μF	*		
Operating temperature	TA	-40	+85	°C	Other than on-chip debug mode		
	IA	+5	+35		On-chip debug mode		

Construction: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

		-	()	$V_{\rm CC} = 5.0$ V	′±10%,	VSS = 0.0	V, IA:	= −40 °C to +85 °C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol	Fill liaine	Condition	Min	Тур	Max	Unit	Remarks
<i>"</i>	Vіні	P47, P72, P73, P77	—	0.7 Vcc		Vcc + 0.3	V	CMOS input level
"H" level input voltage	Vins	Other than P47, P72, P73, P77, PF2	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	Vihm	PF2	—	0.8 Vcc		Vcc + 0.3	V	Hysteresis input
	Vili	P47, P72, P73, P77	_	Vss – 0.3		0.3 Vcc	V	CMOS input level
"L" level input voltage	Vils	Other than P47, P72, P73, P77, PF2	_	Vss – 0.3		0.2 Vcc	V	Hysteresis input
	VILM	PF2		Vss - 0.3		0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	VD	P12, P72, P73, PF2	_	Vss – 0.3	_	Vss + 5.5	V	
"H" level output voltage	Vон1	Output pins other than P12, P60 to P67, PF2	Іон = -4 mA	Vcc – 0.5	_	_	V	
	Vон2	P60 to P67	Iон = –8 mA	Vcc - 0.5		_	V	
"L" level output voltage	Vol1	Output pins other than P60 to P67	IoL = 4 mA	_	_	0.4	V	
vollage	Vol2	P60 to P67	lo∟ = 12 mA	—		0.4	V	
Input leak current (Hi-Z output leak current)	Lı	All input pins	0.0 V < Vı < Vcc	-5		+5	μA	When pull-up resistance is disabled
Pull-up resistance	Rpull	Other than P12, P72, P73, PF0, PF1, PF2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

			,	0.0 1	Value			$= -40^{-1}$ C 10 +85 C)
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max* ²	Unit	Remarks
			Fcн = 32 MHz	_	4.9	5.8	mA	Except during Flash memory programming and erasing
	lcc		FMP = 16 MHz Main clock mode (divided by 2)	_	10.5	13.8	mA	During Flash memory programming and erasing
				_	6.5	9.1	mA	At A/D conversion
	lccs	Vcc	$F_{CH} = 32 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main sleep mode (divided by 2)	_	2	3	mA	
Power supply	lcc∟	(External clock operation)	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = +25 \degree$	_	75.9	145	μA	
	Iccls		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_A = +25 \degree$	_	12.7	16	μA	In deep standby mode
current*3	Ісст		$F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25 ^{\circ}\text{C}$	_	11	13	μA	In deep standby mode
	ICCMPLL		$F_{MCRPLL} = 16 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main CR PLL clock mode (multiplied by 4) $T_A = +25 ^{\circ}\text{C}$	_	5.2	6.8	mA	
	ICCMCR	Vcc	F _{CRH} = 4 MHz F _{MP} = 4 MHz Main CR clock mode	_	1.4	4.6	mA	
	Iccscr		Sub-CR clock mode (divided by 2) $T_A = +25 \ C$	_	76.9	230	μA	
	Ісстѕ	Vcc (External clock operation)	$F_{CH} = 32 \text{ MHz}$ Time-base timer mode TA = +25 °C	_	387	455	μA	In deep standby mode
	Іссн		Substop mode T _A = +25 ℃	—	10.8	13	μA	In deep standby mode

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

(Continued)

(Vcc = 5.0 V±10%, Vss = 0.0 V, T_A = −40 °C to +85 °C)

Baramatar	Symbol	Din nomo	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
Power	١v		Current consumption of the comparator	_	60	160	μA	
	Ilvd		Current consumption of the low-voltage detection reset circuit		4	7	μA	With the LVD reset already enabled by the LVD reset circuit control register (LVDCC)
	Іскн		Current consumption of the main CR oscillator	_	240	320	μA	
supply current ^{*3}	Icrl	Vcc	Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	7	20	μA	
	Instby		Current consumption difference between normal standby mode and deep standby mode T _A = +25 °C		18	30	μΑ	

*1: Vcc = 5.0 V, T_A = +25 ℃

*2: Vcc = 5.5 V, T_A = +85 $^{\circ}$ C (unless otherwise specified)

- *3: The power supply current is determined by the external clock. When the low-voltage detection reset circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection reset circuit (ILVD) to one of the values from Icc to IccH. In addition, when both the low-voltage detection option and a CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection reset circuit (ILVD), the current consumption of the low-voltage detection reset circuit (ILVD), the current consumption of the low-voltage detection reset circuit (ILVD), the current consumption of the CR oscillators (ICRH or ICRL) and one of the values from Icc to IccH. In on-chip debug mode, the main CR oscillator (ICRH) and the low-voltage detection reset circuit are always in operation, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics (1) Clock Timing" for FCH, FCL, FCRH and FMCRPLL.
 - See "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.
 - The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby mode is higher than that in deep standby mode. The power supply current value in normal standby mode can be found by adding the current consumption difference between normal standby mode and deep standby mode (INSTBY) to the power supply current value in deep standby mode. For details of normal standby mode and deep standby mode and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in the hardware manual of the MB95690K Series.

4. AC Characteristics

(1) Clock Timing

(Vcc = 2.88 V to 5.5 V, Vss = 0.0 V, T _A = $-40 \ ^{\circ}$ C	to +85 ℃)
--	-----------


			•		Value			, 	
Parameter	Symbol	Pin name	Condition	Min	Тур	Мах	Unit	Remarks	
	_	X0, X1	—	1	_	16.25	MHz	When the main oscillation circuit is used	
	Fсн	X0	X1: open	1	—	12	MHz	When the main external clock	
		X0, X1	*	1	_	32.5	MHz	is used	
				3.92	4	4.08	MHz	$\begin{array}{l} \mbox{Operating conditions}\\ \bullet \mbox{ The main CR clock is used.}\\ \bullet 0\ ^\circ \mbox{C} \leq T_A \leq +70\ ^\circ \mbox{C} \end{array}$	
	Fcrh	_		3.8	4	4.2	MHz		
				7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • $0 \circ C \leq T_A \leq +70 \circ C$	
	FMCRPLL				7.6	8	8.4	MHz	Operating conditions • PLL multiplier: 2 • $-40 \text{ °C} \le T_A < 0 \text{ °C},$ + $70 \text{ °C} < T_A \le + 85 \text{ °C}$
				9.8	10	10.2	MHz	Operating conditions • PLL multiplier: 2.5 • $0 \circ C \leq T_A \leq +70 \circ C$	
Clock frequency					9.5	10	10.5	MHz	Operating conditions • PLL multiplier: 2.5 • $-40 \circ C \le T_A < 0 \circ C$, $+70 \circ C < T_A \le +85 \circ C$
				11.76	12	12.24	MHz	Operating conditions • PLL multiplier: 3 • $0 \circ C \leq T_A \leq +70 \circ C$	
				11.4	12	12.6	MHz	Operating conditions • PLL multiplier: 3 • $-40 \circ C \le T_A < 0 \circ C,$ $+70 \circ C < T_A \le +85 \circ C$	
				15.68	16	16.32	MHz	 Operating conditions PLL multiplier: 4 0 °C ≤ T_A ≤ +70 °C 	
				15.2	16	16.8	MHz	Operating conditions • PLL multiplier: 4 • $-40 \circ C \leq T_A < 0 \circ C$, $+70 \circ C < T_A \leq +85 \circ C$	
	FcL	X0A X1A			32.768		kHz	When the sub-oscillation circuit is used	
	FCL	X0A, X1A			32.768		kHz	When the sub-external clock is used	
	FCRL	—	—	50	100	150	kHz	When the sub-CR clock is used	


(Continued)


$(vcc = 2.00 \ v \ to \ 5.5 \ v, \ vss = 0.0 \ v, \ TA = -40 \ C \ to \ +05 \ C$										
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks		
Falameter	Symbol		Condition	Min	Тур	Max	Unit	Rellidiks		
		X0, X1		61.5		1000	ns	When the main oscillation circuit is used		
Clock cycle time	t HCYL	X0	X1: open	83.4	_	1000	ns	When an external clock is		
ume		X0, X1	*	30.8	_	1000	ns	used		
	t LCYL	X0A, X1A			30.5		μs	When the subclock is used		
	twH1	X0	X1: open	33.4			ns			
Input clock	t ₩L1	X0, X1	*	12.4	_		ns	When an external clock is used, the duty ratio should		
pulse width	twн2 twL2	X0A			15.2		μs	range between 40% and 60%		
Input clock	tcr	X0	X1: open	_		5	ns	When an external clock is		
rise time and fall time	t CF	X0, X1	*	_	_	5	ns	used		
CR oscillation	tскнжк	_	—	_	_	50	μs	When the main CR clock is used		
start time	t CRLWK	_	—		_	30	μs	When the sub-CR clock is used		
PLL oscillation start time	t MCRPLLWK	—	—	_		100	μs	When the main CR PLL clock is used		


(Vcc = 2.88 V to 5.5 V, Vss = 0.0 V, TA = -40 $^\circ\!\!C$ to +85 $^\circ\!\!C$)


*: The external clock signal is input to X0 and the inverted external clock signal to X1.













(2) Source Clock/Machine Clock

(VCC = 3.0 V 1076, VSS = 0.0 V, TA = -40 C 10 +03									
Parameter	Symbol	Pin		Value		Unit	Remarks		
Farameter	Symbol	name	Min	Тур	Max	Unit	I Cellial KS		
			61.5	_	2000	ns	When the main external clock is used Min: $F_{CH} = 32.5 \text{ MHz}$, divided by 2 Max: $F_{CH} = 1 \text{ MHz}$, divided by 2		
Source clock cycle time*1	tsc∟ĸ	_	62.5		1000	ns	When the main CR clock is used Min: Fcrн = 4 MHz, multiplied by 4 Max: Fcrн = 4 MHz, divided by 4		
			_	61	_	μs	When the sub-oscillation clock is used $F_{CL} = 32.768 \text{ kHz}$, divided by 2		
			_	20	_	μs	When the sub-CR clock is used Fc∟ = 100 kHz, divided by 2		
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used		
Source clock	L25		—	4	12.5	MHz	When the main CR clock is used		
frequency			—	16.384		kHz	When the sub-oscillation clock is used		
	FSPL			50		kHz	When the sub-CR clock is used FcRL = 100 kHz, divided by 2		
			61.5		32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16		
Machine clock cycle time* ²	t MCLK		250		4000	ns	When the main CR clock is used Min: Fsp = 4 MHz, no division Max: Fsp = 4 MHz, divided by 16		
(minimum instruction execution time)	INCLK	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: FspL = 16.384 kHz, no division Max: FspL = 16.384 kHz, divided by 16		
							When the sub-CR clock is used		

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Min: $F_{SPL} = 50 \text{ kHz}$, no division

When the sub-CR clock is used

MHz When the main CR clock is used

 $F_{CRL} = 100 \text{ kHz}$

Max: FSPL = 50 kHz, divided by 16 MHz When the main oscillation clock is used

When the sub-oscillation clock is used

*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

320

16.25

16

16.384

50

μs

kHz

kHz

Main clock divided by 2

Fмр

FMPL

• PLL multiplication of main CR clock (Select a multiplier from 2, 2.5, 3 and 4.)

20

0.031

0.25

1.024

3.125


- · Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2


*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- · Source clock divided by 16

Machine clock

frequency






(3) External Reset

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol -	Value			Remarks
		Min	Max	Unit	Rellidiks
RST "L" level pulse width	t RSTL	2 tmclk*		ns	


*: See "(2) Source Clock/Machine Clock" for tMCLK.




(4) Power-on reset

 $(Vss = 0.0 V, T_A = -40$ °C to +85 °C)

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter	Symbol	Condition	Min		Unit	Remarks	
Power supply rising time	tr	_	—	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on	




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



(5) Peripheral Input Timing

(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40 $^\circ\!\!\!C$ to +85 $^\circ\!\!\!C$)

Parameter	Symbol Pin name		Va	Unit	
Farameter	Symbol	Finitanie	Min	Мах	Unit
Peripheral input "H" pulse width	tı∟ıн	INT00 to INT07, EC0, EC1, TI1,	2 t мськ*	—	ns
Peripheral input "L" pulse width	tını∟	TRG1	2 tmclk*	_	ns



*: See "(2) Source Clock/Machine Clock" for tMCLK.

(6) LIN-UART Timing


Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


		•	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$							
Parameter	Symbol	Pin name	Condition	Va	lue	Unit				
Farameter	Symbol	Finnanie	Condition	Min	Max	Unit				
Serial clock cycle time	tscyc	SCK		5 tmclk*3		ns				
$SCK{\downarrow} ightarrow SOT$ delay time	tslovi	SCK, SOT	Internal clock	-50	+50	ns				
Valid SIN $ ightarrow$ SCK \uparrow	tı∨sнı	SCK, SIN	operation output pin: C∟ = 80 pF + 1 TTL	tмськ*3 + 80	—	ns				
$SCK^{\uparrow} \to valid SIN hold time$	tshixi	SCK, SIN		0	—	ns				
Serial clock "L" pulse width	tslsh	SCK		3 tmclk*3-tr	—	ns				
Serial clock "H" pulse width	tshsl	SCK		tмськ*3 + 10	—	ns				
$SCK{\downarrow} ightarrow SOT$ delay time	t SLOVE	SCK, SOT	External clock	_	2 tмськ* ³ + 60	ns				
Valid SIN $ ightarrow$ SCK \uparrow	tivshe	SCK, SIN	operation output pin:	30	—	ns				
$SCK^{\uparrow} \rightarrow valid \ SIN \ hold \ time$	t SHIXE	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ*3 + 30	—	ns				
SCK fall time	t⊧	SCK]	_	10	ns				
SCK rise time	tR	SCK]	—	10	ns				

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for tMCLK.





Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


(Vcc = 5.0 V±10%, Vss = 0.0 V, TA = -40 $^{\circ}$ C to +85 $^{\circ}$ C)


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Falameter	Symbol	Fiii liaille	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	—	ns
$SCK^{\uparrow} o SOT$ delay time	tsнovi	SCK, SOT	Internal clock operation output pin:	-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 80	—	ns
$SCK \downarrow \to valid SIN hold time$	tslixi	SCK, SIN	•	0	—	ns
Serial clock "H" pulse width	t shsl	SCK		$3 \ t_{\text{MCLK}^{*3}} - t_{\text{R}}$	—	ns
Serial clock "L" pulse width	ts∟sн	SCK		tмськ* ³ + 10	—	ns
$SCK^{\uparrow} o SOT$ delay time	t SHOVE	SCK, SOT	External clock	_	2 tмськ*3 + 60	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN	operation output pin:	30	—	ns
$SCK{ ightarrow}{ ightarrow}$ valid SIN hold time	t SLIXE	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ* ³ + 30	—	ns
SCK fall time	t⊧	SCK		—	10	ns
SCK rise time	tR	SCK		—	10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for tMCLK.





Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled^{*2}. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	Unit	
Farameter	Symbol		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns
$SCK^{\uparrow} o SOT$ delay time	tsнovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivs⊔i	SCK, SIN	operation output pin:	tмськ*3 + 80	—	ns
$SCK{\downarrow}{ ightarrow}$ valid SIN hold time	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	—	ns
$\text{SOT} \rightarrow \text{SCK} \downarrow \text{delay time}$	tsovli	SCK, SOT		3tмськ*3 – 70	—	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for tMCLK.



Sampling is executed at the falling edge of the sampling clock^{*1}, and serial clock delay is enabled^{*2}. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Farameter	Symbol		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns
$SCK{\downarrow} \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN $ ightarrow$ SCK \uparrow	tıvsнı	SCK, SIN	operation output pin:	tмськ*3 + 80	_	ns
$SCK^\uparrow \to valid\;SIN\;hold\;time$	tshixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$SOT \rightarrow SCK^{\uparrow}delay time$	tsovнı	SCK, SOT		3tмськ*3 – 70	_	ns

 $(V_{cc} = 5.0 V \pm 10\%, V_{ss} = 0.0 V, T_{A} = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C})$

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for tMCLK.




(7) Low-voltage Detection

(Vss = 0.0 V, T_A = −40 °C to +85 °C)

Deremeter	Symbol		Value		Unit	Remarks			
Parameter	Symbol -	Min	Тур	Max	Unit	Remarks			
		2.52	2.7	2.88					
Dologoo voltogo*	Vdl+	2.61	2.8	2.99	v				
Release voltage*	V DL+	2.89	3.1	3.31	v	At power supply rise			
		3.08	3.3	3.52					
		2.43	2.6	2.77					
Detection voltage*	Vdl-	2.52	2.7	2.88	v	At power supply fall			
Delection voltage	V DL-	2.80	3	3.20	v	At power supply lan			
		2.99	3.2	3.41					
Hysteresis width	VHYS	_	—	100	mV				
Power supply start voltage	Voff			2.3	V				
Power supply end voltage	Von	4.9		—	V				
Power supply voltage change time (at power supply rise)	tr	650		_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})			
Power supply voltage change time (at power supply fall)	tr	650		_	μs	Slope of power supply that the reset release signal generates within the rating (VpL-)			
Reset release delay time	t _{d1}		_	30	μs				
Reset detection delay time	td2		_	30	μs				
LVD reset threshold voltage transition stabilization time	tstb	10	_	_	μs				

*: After the LVD reset is enabled by the LVD reset circuit control register (LVDCC), the release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDCC register and the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95690K Series.






(8) I²C Bus Interface Timing

(,, , , , , , , , , , , , , , , , , , ,		(Vc	c = 5.0 V±10	%, Vss =	= 0.0 V, ⁻	$T_A = -40$)℃ to +	-85 °C)
					Va	lue		
Parameter	Symbol	Pin name	Condition		dard- ode	Fast-	Unit	
				Min	Max	Min	Max	
SCL clock frequency	fsc∟	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	t∟ow	SCL		4.7	_	1.3		μs
SCL clock "H" width	tніgн	SCL		4.0		0.6		μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	0 00pi	0	3.45 ^{*2}	0	0.9 ^{*3}	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsu;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	tbuf	SCL, SDA		4.7		1.3		μs

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: The maximum thd;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

*3: A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.



	İ	Pin			0 v±10‰, vss = 0.0 v ue*²		,							
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks							
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмськ – 20		ns	Master mode							
SCL clock "H" width	tніgн	SCL		(nm/2)tмськ – 20	(nm/2)tмськ + 20	ns	Master mode							
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмськ – 20	(-1 + nm)tмськ + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.							
STOP condition setup time	tsu;sto	SCL, SDA		-			_	_		-	(1 + nm/2)tмськ – 20	(1 + nm/2)tмськ + 20	ns	Master mode
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмськ – 20	2)tмськ – 20 (1 + nm/2)tмськ + 20		Master mode							
Bus free time between STOP condition and START condition	tbur	SCL, SDA	R = 1.7 kΩ,	(2 nm + 4) tmclk – 20 —		ns								
Data hold time	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	3 tмськ – 20	_	ns	Master mode							
Data setup time	tsu;dat	SCL, SDA				(-1 + nm/2) tмс∟к + 20	ns	Master mode It is assumed that "L" of SCL is not extended. The minimum value is applied to the first bit of continuous data. Otherwise, the maximum value is applied.						
Setup time between clearing interrupt and SCL rising	tsu;int	SCL		(nm/2) tмс∟к – 20	(1 + nm/2) tмс∟к + 20	ns	The minimum value is applied to the interrupt at the ninth SCL \downarrow . The maximum value is applied to the interrupt at the eighth SCL \downarrow .							
SCL clock "L" width	tLOW	SCL		4 tmclk – 20		ns	At reception							
SCL clock "H" width	tніgн	SCL		4 tmclk – 20	_	ns	At reception							

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = -40 °C to +85 °C)



(Continued)

Value*2 Pin Parameter Symbol Condition Unit Remarks name Min Max No START condition START condition SCL. is detected when 1 thd;sta 2 tmclk - 20 ns detection SDA tMCLK is used at reception. No STOP condition STOP condition SCL, is detected when 1 2 tmclk - 20 tsu;sto ns detection SDA tMCLK is used at reception. No RESTART RESTART condition is SCL. condition detection detected when 1 2 tmclk - 20 tsu:sta ns SDA condition tMCLK is used at reception. $R = 1.7 k\Omega$, SCL, C = 50 pF*1 Bus free time **t**BUF 2 tmclk - 20 At reception ns SDA SCL, At slave 2 tмськ – 20 Data hold time thd;dat ns SDA transmission mode SCL. At slave $t_{\text{LOW}} - 3 t_{\text{MCLK}} - 20$ Data setup time tsu;dat ___ ns SDA transmission mode SCL, 0 Data hold time At reception thd;dat ns SDA SCL. tмсі к – 20 At reception Data setup time tsu;dat ____ ns SDA $\mathsf{SDA}\downarrow \to \mathsf{SCL}\uparrow$ Oscillation SCL, (with wakeup stabilization wait time **t**WAKEUP ns SDA function in use) +2 tmclk - 20

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: • See "(2) Source Clock/Machine Clock" for tMCLK.

• m represents the CS[4:3] bits in the I²C clock control register (ICCR0).

- n represents the CS[2:0] bits in the I²C clock control register (ICCR0).
- The actual timing of the I²C bus interface is determined by the values of m and n set by the machine clock (tmcLk) and the CS[4:0] bits in the ICCR0 register.

```
• Standard-mode:
```

m and n can be set to values in the following range: 0.9 MHz < tMCLK (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8) $: 0.9 \text{ MHz} < t_{MCLK} \le 1 \text{ MHz}$

 $\begin{array}{l} (m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4) \\ (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) \\ (m, n) = (1, 98), (5, 22), (6, 22), (7, 22) \\ (m, n) = (8, 22) \end{array}$

: 0.9 MHz < tmclk \leq 2 MHz : 0.9 MHz < tmclk \leq 4 MHz : 0.9 MHz < tmclk \leq 10 MHz : 0.9 MHz < tmclk \leq 16.25 MHz

: 3.3 MHz < tMCLK ≤ 16.25 MHz

• Fast-mode:

m and n can be set to values in the following range: $3.3 \text{ MHz} < t_{MCLK}$ (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8) (m, n) = (1, 22), (5, 4) (m, n) = (1, 38), (6, 4), (7, 4), (8, 4) : $3.3 \text{ MHz} < t_{MCLK} \le 8 \text{ MHz}$: $3.3 \text{ MHz} < t_{MCLK} \le 8 \text{ MHz}$

$$(m, n) = (1, 38), (6, 4), (7, 4), (8, 4)$$


 $(m, n) = (5, 8)$


(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

(9) UART/SIO, Serial I/O Timing

			$(V_{CC} = 5.0 V \pm 10\%, V_{SS} = 0.0 V, T_{A} = -40 C to +8$					
Parameter	Symbol	Pin name	Condition	Va	ue	Unit		
Falameter	Symbol	Finname	Condition	Min	Max			
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns		
$UCK \downarrow \rightarrow UO$ time	tslov	UCK0, UO0	Internal clock operation	-190	+190	ns		
Valid UI \rightarrow UCK \uparrow	tıvsн	UCK0, UI0		2 t мськ*	_	ns		
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK0, UI0		2 t мськ*	_	ns		
Serial clock "H" pulse width	tsнs∟	UCK0		4 t мськ*	_	ns		
Serial clock "L" pulse width	ts∟sн	UCK0		4 t мськ*	_	ns		
UCK $\downarrow \rightarrow$ UO time	tslov	UCK0, UO0	External clock operation	—	190	ns		
Valid UI \rightarrow UCK \uparrow	tıvsн	UCK0, UI0		2 t мськ*	_	ns		
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK0, UI0]	2 t мськ*	_	ns		
*: See "(2) Source Clock/Mac	hine Clock	K" for tMCLK.						

. .









(10) MPG Input Timing

· · · ·	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$									
Parameter	Svmbol	Pin name	Condition	Va	lue	Unit	Remarks			
Farameter	Symbol P	Finname	Condition	Min	Max					
Input pulse width	tтiwн t⊤iw∟	SNI0 to SNI2, DTTI	—	4 tmclk		ns				







(11) Comparator Timing

(Vcc = 2.88 V to 5.5 V, Vss = 0.0 V, TA = -40 $^\circ\!\!\!C$ to +85 $^\circ\!\!\!C$)

Parameter	Pin name	Value			Unit	Remarks	
		Min	Тур	Max	Unit	Reliidi K3	
Voltage range	CMP0_P, CMP0_N, CMP1_P, CMP1_N	0	_	Vcc – 1.3	V		
Offset voltage	CMP0_P, CMP0_N, CMP1_P, CMP1_N	-15		+15	mV		
Delay time	CMP0_O, CMP1_O		650	1200	ns	Overdrive 5 mV	
			140	420	ns	Overdrive 50 mV	
Power down delay	CMP0_O, CMP1_O	_	_	1200	ns	Power down recovery PD: $1 \rightarrow 0$	
Power up stabilization wait time	CMP0_O, CMP1_O	_	_	1200	ns	Output stabilization wait time at power up	



(12) BGR for Comparator

(Vcc = 2.88 V to 5.5 V, Vss = 0.0 V, TA = -40 $^\circ\!\!\!C$ to +85 $^\circ\!\!\!C$)

Parameter	Symbol	Value			Unit	Remarks	
		Min	Тур	Мах	Unit	ivernal v2	
Power up stabilization wait time	_	_	_	150	μs	Load: 10 pF	
Output voltage	VBGR	1.1495	1.21	1.2705	V		



5. A/D Converter

(1) A/D Converter Electrical Characteristics


$(V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$								
Parameter	Symbol		Value	Unit	Remarks			
	Symbol	Min Typ		Max		Unit		
Resolution		—	—	10	bit			
Total error		-3	—	+3	LSB			
Linearity error	_	-2.5	—	+2.5	LSB			
Differential linearity error		–1.9 —		+1.9	LSB			
Zero transition voltage	Vот	Vss – 7.2 LSB	Vss + 0.5 LSB	Vss + 8.2 LSB	V			
Full-scale transition voltage	Vfst	Vcc – 6.2 LSB	Vcc – 1.5 LSB	Vcc + 9.2 LSB	V			
Compare time	—	3	—	10	μs	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$		
Sampling time	_	0.941	_	œ	μs	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V},$ with external impedance $< 3.3 \text{ k}\Omega$ and external capacitance = 10 pF		
Analog input current	Iain	-0.3	—	+0.3	μA			
Analog input voltage	Vain	Vss	—	Vcc	V			




(2) Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μ F to the analog input pin.





• A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

107

(3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000" $\leftarrow \rightarrow$ "0000000001") of a device to the full-scale transition point ("1111111111" $\leftarrow \rightarrow$ "111111110") of the same device.


• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





Parameter	Value			Unit	Remarks	
Farameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (2 Kbyte sector)	—	0.3* ¹	1.6* ²	s	The time of writing "0x00" prior to erasure is excluded.	
Sector erase time (32 Kbyte sector)	—	0.6* ¹	3.1* ²	s	The time of writing "0x00" prior to erasure is excluded.	
Byte writing time	—	17	272	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	_	cycle		
Power supply voltage at program/erase	2.4	_	5.5	V		
Flash memory data retention time	20* ³		_		Average $T_A = +85 \ C$ Number of program/erase cycles: 1000 or below	
	10* ³	_	_	year	Average $T_A = +85 \ C$ Number of program/erase cycles: 1001 to 10000 inclusive	
	5* ³			L	Average $T_A = +85 \ C$ Number of program/erase cycles: 10001 or above	

6. Flash Memory Program/Erase Characteristics


*1: Vcc = 5.5 V, T_A = +25 ℃, 0 cycle


*2: Vcc = 2.4 V, T_A = +85 °C, 100000 cycles

*3: These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85 °C.)

SAMPLE CHARACTERISTICS


· Power supply current temperature characteristics








 $T_A = +25 \text{ °C}, F_{MP} = 2, 4, 8, 10, 16 \text{ MHz}$ (divided by 2) Main sleep mode with the external clock operating





Iccl – Vcc


 $T_{A} = +25 \ ^{\circ}\text{C}, \ F_{MPL} = 16 \ \text{kHz} \ (\text{divided by 2})$ Subclock mode with the external clock operating




 $\label{eq:lcc} \begin{array}{l} \mbox{Icc} - T_A \\ \mbox{Vcc} = 5.5 \mbox{ V}, \mbox{ } F_{MP} = 2, \, 4, \, 8, \, 10, \, 16 \mbox{ MHz} \mbox{ (divided by 2)} \\ \mbox{Main clock mode with the external clock operating} \end{array}$

















(Continued)




FUITSU











• Input voltage characteristics

• Output voltage characteristics



FUJITSU

• Pull-up characteristics







■ ORDERING INFORMATION


Part number	Package	
MB95F694KPMC-G-SNE2 MB95F696KPMC-G-SNE2 MB95F698KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)	
MB95F694KPMC1-G-SNE2 MB95F696KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)	
MB95F694KWQN-G-SNE1 MB95F694KWQN-G-SNERE1 MB95F696KWQN-G-SNE1 MB95F696KWQN-G-SNERE1 MB95F698KWQN-G-SNE1 MB95F698KWQN-G-SNERE1	48-pin plastic QFN (LCC-48P-M11)	




■ PACKAGE DIMENSION









52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10×10-0.65








Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
106	 ELECTRICAL CHARACTERISTICS 5. A/D Converter (1) A/D Converter Electrical Characteristics 	Corrected the symbol of the parameter "Zero transition voltage". Vot \rightarrow Vot
108, 109	5. A/D Converter(3) Definitions of A/D Converter Terms	Corrected the symbol of the zero transition voltage. Vor \rightarrow Vor
111 to 117	■ SAMPLE CHARACTERISTICS	New section





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/*

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel : +86-21-6146-3688 Fax : +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong Tel : +852-2736-3232 Fax : +852-2314-4207 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department