16-bit Proprietary Microcontroller

F²MC-16FX MB96640 Series

MB96F643R/A, MB96F645R/A, MB96F646R, MB96F647R

■ DESCRIPTION

MB96640 series is based on FUJITSU's advanced F^2MC -16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established F^2MC -16LX family thus allowing for easy migration of F^2MC -16LX Software to the new F^2MC -16FX products. F^2MC -16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Technology

0.18µm CMOS

• CPU

- F²MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction execution queue
- Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

System clock

- \bullet On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- 4MHz to 8MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer modes, Stop mode)

On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

Low voltage reset

Reset is generated when supply voltage falls below programmable reference voltage

Code Security

Protects Flash Memory content from unintended read-out

DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbps
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

• I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan Disable Function

• Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

Reload Timers

- 16-bit wide
- Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- Event count function

• Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

• Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

• Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with 16-bit I/O Timer occurs
- A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 × 8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture
- Start delay

• Quadrature Position/Revolution Counter (QPRC)

- Edge count mode, Phase count mode, Level count mode
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers with interrupt
- Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- Edge or Level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor

Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
 - Hardware break: 6 points (shared with code event)
 - Software break: 4096 points
- Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase



Ī


■ PRODUCT LINEUP

Features		MB96640	Remark	
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
64.5KB + 32KB 10KB		MB96F643R, MB96F643A	P. 1. (0.1)	
128.5KB + 32KB	16KB	MB96F645R, MB96F645A	Product Options R: MCU with CAN A: MCU without CAN	
256.5KB + 32KB	24KB	MB96F646R		
384.5KB + 32KB	28KB	MB96F647R		
Daakaga		LQFP-100		
Package		FPT-100P-M20		
DMA		4ch		
USART		6ch	LIN-USART 0 to 2/4/5/7	
with automatic LIN- transmission/recepti		Yes (only 1ch)	LIN-USART 0	
with 16 byte RX- an TX-FIFO	d	No		
I ² C		2ch	I ² C 0/1	
8/10-bit A/D Converter		24ch	AN 2 to 4/6 to 8/10 to 12/14 to 28	
with Data Buffer		No		
with Range Compar	ator	Yes		
with Scan Disable		Yes		
with ADC Pulse Detection		No		
16-bit Reload Timer (RLT)		5ch	RLT 0 to 3/6	
16-bit Free-Running Timer (FRT)		3ch	FRT 0 to 2	
16-bit Input Capture Unit (ICU)		7ch (1 channels for LIN-USART)	ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART)	
16-bit Output Compare Unit (O	CU)	7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)	
8/16-bit Programmable Pulse G (PPG)	enerator	16ch (16-bit) / 24ch (8-bit)	PPG 0 to 15	
	with Timing point capture			
with Start delay	1	Yes Yes		
with Ramp		No		
Quadrature Position/Revolution (QPRC)	Counter	2ch	QPRC 0/1	
CAN Interface		1ch	CAN 0 32 Message Buffers	
External Interrupts (INT)		16ch	INT 0 to 15	
Non-Maskable Interrupt (NMI)		1ch		
Real Time Clock (RTC)		1ch		
I/O Ports		79 (Dual clock mode) 81 (Single clock mode)		
Clock Calibration Unit (CAL)		1ch		
Clock Output Function		2ch		
Low Voltage Reset		Yes	Low voltage reset can be disabled by software	
Low Voltage Reset				
		Yes	disabled by software	
Low Voltage Reset Hardware Watchdog Timer On-chip RC-oscillator		Yes Yes	distance by software	


Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

■ BLOCK DIAGRAM

6



■ PIN ASSIGNMENTS



■ PIN FUNCTION DESCRIPTION

= FIN FUNCT	ION DESCRIPTION		
Pin name	Feature	Description	
ADTG	ADC	A/D converter trigger input pin	
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVRL	ADC	A/D converter low reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INn_R	ICU	Relocated Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI	External Interrupt	Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I ² C	I ² C interface n clock I/O input/output pin	
SDAn	I ² C	I ² C interface n serial data I/O input/output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
<u> </u>		•	

Pin name	Feature	Description	
WOT	RTC	Real Time clock output pin	
WOT_R	RTC	Relocated Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	

■ PIN CIRCUIT TYPE


Pin no.	I/O circuit type*	Pin name	
1	Supply	Vss	
2	F	С	
3	M	P03_7 / INT1 / SIN1	
4	Н	P13_0 / INT2 / SOT1	
5	M	P13_1 / INT3 / SCK1	
6	Н	P13_2 / PPG0 / TIN0 / FRCK1	
7	Н	P13_3 / PPG1 / TOT0 / WOT	
8	M	P13_4 / SIN0 / INT6	
9	Н	P13_5 / SOT0 / ADTG / INT7	
10	M	P13_6 / SCK0 / CKOTX0	
11	N	P04_4 / PPG3 / SDA0	
12	N	P04_5 / PPG4 / SCL0	
13	I	P06_2 / AN2 / INT5 / SIN5	
14	K	P06_3 / AN3 / FRCK0	
15	K	P06_4 / AN4 / IN0 / TTG0 / TTG4	
16	K	P06_6 / AN6 / TIN1 / IN4_R	
17	K	P06_7 / AN7 / TOT1 / IN5_R	
18	Supply	AVcc	
19	G	AVRH	
20	G	AVRL	
21	Supply	AVss	
22	K	P05_0 / AN8	
23	K	P05_2 / AN10 / OUT2	
24	K	P05_3 / AN11 / OUT3	
25	Supply	Vcc	
26	Supply	Vss	
27	K	P05_4 / AN12 / INT2_R / WOT_R	
28	K	P05_6 / AN14 / TIN2	
29	K	P05_7 / AN15 / TOT2	
30	K	P08_0 / AN16	
31	K	P08_1 / AN17	
32	K	P08_2 / AN18	
33	K	P08_3 / AN19	
34	K	P08_4 / AN20 / OUT6	
35	N	P04_6 / SDA1	
36	N	P04_7 / SCL1	
37	K	P08_5 / AN21 / OUT7	
38	K	P08_6 / AN22 / PPG6_B	
39	K	P08_7 / AN23 / PPG7_B	
40	K	P09_0 / AN24 / PPG8_R	


Pin no.	I/O circuit type*	Pin name		
41	K	P09_1 / AN25 / PPG9_R		
42	K	P09_2 / AN26 / PPG10_R		
43	K	P09_3 / AN27 / PPG11_R		
44	Н	P17_1 / PPG12_R		
45	Н	P17_2 / PPG13_R		
46	I	P10_0 / SIN2 / TIN3 / AN28 / INT11		
47	Н	P10_1 / SOT2 / TOT3		
48	M	P10_2 / SCK2 / PPG6		
49	Н	P10_3 / PPG7		
50	Supply	Vcc		
51	Supply	Vss		
52	0	DEBUG I / F		
53	Н	P17_0		
54	С	MD		
55	A	X0		
56	A	X1		
57	Supply	Vss		
58	В	P04_0 / X0A		
59	В	P04_1 / X1A		
60	C	RSTX		
61	Н	P11_0		
62	Н	P11_1 / PPG0_R		
63	Н	P11_2 / PPG1_R		
64	Н	P11_3 / PPG2_R		
65	Н	P11_4 / PPG3_R		
66	Н	P11_5 / PPG4_R		
67	Н	P11_6 / FRCK0_R / ZIN1		
68	Н	P11_7 / IN0_R / AIN1		
69	Н	P12_0 / IN1_R / BIN1		
70	Н	P12_3 / OUT2_R		
71	Н	P12_7 / INT1_R		
72	Н	P00_0 / INT3_R / FRCK2		
73	Н	P00_1 / INT4_R		
74	Н	P00_2 / INT5_R		
75	Supply	Vcc		
76	Supply	Vss		
77	Н	P00_3 / INT6_R / PPG8_B		
78	Н	P00_4 / INT7_R / PPG9_B		
79	Н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B		
80	Н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B		

Pin no.	I/O circuit type*	Pin name		
81	Н	P00_7 / INT14		
82	M	P01_0 / SCK7		
83	Н	P01_1 / CKOT1 / OUT0 / SOT7		
84	M	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7		
85	Н	P01_3 / PPG5		
86	M	P01_4 / SIN4 / INT8		
87	Н	P01_5 / SOT4		
88	M	P01_6 / SCK4 / TTG12		
89	M	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R		
90	Н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R		
91	M	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R		
92	M	P02_5 / OUT0_R / INT13 / SIN5_R		
93	Н	P03_0 / PPG4_B		
94	Н	P03_1 / PPG5_B		
95	Н	P03_2 / PPG14_B / SOT5_R		
96	M	P03_3 / PPG15_B / SCK5_R		
97	M	P03_4 / RX0 / INT4		
98	Н	P03_5 / TX0		
99	Н	P03_6 / INT0 / NMI		
100	Supply	Vcc		

^{*:} See " \blacksquare I/O CIRCUIT TYPE" for details on the I/O circuit types.

■ I/O CIRCUIT TYPE





Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH)/ ref- (AVRL) power supply input pin with protection circuit Without protection circuit against V _{CC} for pins AVRH/AVRL
Н	Pull-up control P-ch P-ch P-ch Nout Standby control Automotive input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
I	Pull-up control P-ch P-ch Pout Nout Hysteresis input for input shutdown Analog input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input

Туре	Circuit	Remarks
K	Pull-up control P-ch Pout N-ch Nout Automotive input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor Analog input
	Standby control VVV for input shutdown Analog input	
M	Pull-up control P-ch P-ch Pout Nout Hysteresis input for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
N	Pull-up control P-ch P-ch Pout Nout* Hysteresis input for input shutdown	 CMOS level output (I_{OL} = 3mA, I_{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor *: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.

Type	Circuit	Remarks
0	Standby control TTL input	• I _{OL} : 25mA @ 2.7V • TTL input

■ MEMORY MAP

FFIFFF	
FF:FFFF _H	USER ROM*1
DD:FFFF _H	
	Reserved
10:0000 _H	
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
	Reserved
01:0000 _H	ROM/RAM
00:8000 _H	MIRROR
RAMSTARTO*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

^{*2:} For RAMSTART addresses, see the table on the next page.

^{*3:} Unused GPR banks can be used as RAM area.

■ RAMSTART ADDRESSES

Devices	Bank 0 RAM size	RAMSTART0
MB96F643	10KB	$00.5A00_{\rm H}$
MB96F645	16KB	$00:4200_{\rm H}$
MB96F646	24KB	$00:2200_{\rm H}$
MB96F647	28KB	00:1200 _H

20

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F643	MB96F645	MB96	6F646	MB96F	647
Alternative mode CPU address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	Flash 256.5KB		Flash s 384.5KB +	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 -	- 64KB	SA39 - 6	34KB
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H		SA38 - 64KB	SA38 -	- 64KB	SA38 - 6	54KB
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H			SA37 -	- 64KB	SA37 - 6	64KB Bank A of Flash A
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H			SA36 -	- 64KB	SA36 - 6	
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H					SA35 - 6	34KB
FA:FFFF _H FA:0000 _H F9:FFFF _H	3A:FFFF _H 3A:0000 _H					SA34 - 6	34KB
DF:A000 _H		Reserved	Reserved	Rese	erved	Resen	red
DF:9FFF _H DF:8000 _H	1F:9FFF _H 1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4	- 8KB	SA4 - 8	зкв
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3	- 8KB	SA3 - 8	BANK B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB		SA2 - 8	
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB		SA1 - 8	зкв
	1F:1FFF _H	040 5400*	SAS - 512B*	SAS -	512D*	SAS - 5	12B* Bank A of Flash A
DF:1FFF _H DF:0000 _H	1F:0000 _H	SAS - 512B*	3A3 - 312B	UAU -	3126	0,10 0	Dank / Or Hash /

^{*:} Physical address area of SAS-512B is from DF:0000 $_{\rm H}$ to DF:01FF $_{\rm H}$. Others (from DF:0200 $_{\rm H}$ to DF:1FFF $_{\rm H}$) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$ -DF:01FF $_{\rm H}$. SAS can not be used for E 2 PROM emulation.

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96640										
Pin Number	USART Number	Normal Function								
8		SIN0								
9	USART0	SOT0								
10		SCK0								
3		SIN1								
4	USART1	SOT1								
5		SCK1								
46		SIN2								
47	USART2	SOT2								
48		SCK2								
86		SIN4								
87	USART4	SOT4								
88		SCK4								

■ INTERRUPT VECTOR TABLE

	RRUPT VEC	ION IABLE	T		_
Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	$3F0_{H}$	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _H	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	$3D8_{H}$	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	$3D0_{H}$	NMI	No	-	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	3C0 _H	SC_TIMER	No	15	Sub Clock Timer
16	3BC _H	LVDI	No	16	Low Voltage Detector
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1
19	$3B0_{H}$	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5
23	$3A0_{H}$	EXTINT6	Yes	23	External Interrupt 6
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	398 _H	EXTINT8	Yes	25	External Interrupt 8
26	394 _H	EXTINT9	Yes	26	External Interrupt 9
27	390 _H	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388 _H	EXTINT12	Yes	29	External Interrupt 12
30	384 _H	EXTINT13	Yes	30	External Interrupt 13
31	380 _H	EXTINT14	Yes	31	External Interrupt 14
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370 _H	-	-	35	Reserved
36	36C _H	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1
40	35C _H	PPG2	Yes	40	Programmable Pulse Generator 2

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
41	358 _H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _H	PPG4	Yes	42	Programmable Pulse Generator 4
43	$350_{\rm H}$	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C _H	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 _H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	PPG8	Yes	46	Programmable Pulse Generator 8
47	$340_{\rm H}$	PPG9	Yes	47	Programmable Pulse Generator 9
48	33C _H	PPG10	Yes	48	Programmable Pulse Generator 10
49	338 _H	PPG11	Yes	49	Programmable Pulse Generator 11
50	334 _H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 _H	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 _H	-	-	54	Reserved
55	320 _H	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310 _H	RLT1	Yes	59	Reload Timer 1
60	30C _H	RLT2	Yes	60	Reload Timer 2
61	308 _H	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	300 _H	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	$2F0_{H}$	-	-	67	Reserved
68	2EC _H	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	$2E0_{H}$	ICU6	Yes	71	Input Capture Unit 6
72	$2DC_H$	ICU7	Yes	72	Input Capture Unit 7
73	$2D8_{H}$	-	-	73	Reserved
74	2D4 _H	ICU9	Yes	74	Input Capture Unit 9
75	$2D0_{H}$	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _H	OCU1	Yes	78	Output Compare Unit 1
79	2C0 _H	OCU2	Yes	79	Output Compare Unit 2
80	2BC _H	OCU3	Yes	80	Output Compare Unit 3

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 _H	OCU4	Yes	81	Output Compare Unit 4
82	2B4 _H	-	-	82	Reserved
83	$2B0_{H}$	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2A8 _H	-	-	85	Reserved
86	$2A4_{H}$	-	-	86	Reserved
87	$2A0_{H}$	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298 _H	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290 _H	FRT2	Yes	91	Free-Running Timer 2
92	28C _H	-	-	92	Reserved
93	288 _H	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	$280_{\rm H}$	-	-	95	Reserved
96	27C _H	IIC0	Yes	96	I ² C interface 0
97	278 _H	IIC1	Yes	97	I ² C interface 1
98	274 _H	ADC0	Yes	98	A/D Converter 0
99	270 _H	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	LINR0	Yes	101	LIN USART 0 RX
102	264 _H	LINT0	Yes	102	LIN USART 0 TX
103	$260_{\rm H}$	LINR1	Yes	103	LIN USART 1 RX
104	25C _H	LINT1	Yes	104	LIN USART 1 TX
105	258 _H	LINR2	Yes	105	LIN USART 2 RX
106	254 _H	LINT2	Yes	106	LIN USART 2 TX
107	250 _H	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	LINR4	Yes	109	LIN USART 4 RX
110	244 _H	LINT4	Yes	110	LIN USART 4 TX
111	240_{H}	LINR5	Yes	111	LIN USART 5 RX
112	23C _H	LINT5	Yes	112	LIN USART 5 TX
113	238 _H	-	-	113	Reserved
114	234 _H	-	-	114	Reserved
115	230 _H	LINR7	Yes	115	LIN USART 7 RX
116	22C _H	LINT7	Yes	116	LIN USART 7 TX
117	228 _H	-	-	117	Reserved
118	224 _H	-	-	118	Reserved
119	220 _H	-	-	119	Reserved
120	21C _H	-	-	120	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	$218_{\rm H}$	-	-	121	Reserved
122	$214_{\rm H}$	-	-	122	Reserved
123	$210_{\rm H}$	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208 _H	-	-	125	Reserved
126	204_{H}	-	-	126	Reserved
127	$200_{\rm H}$	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	$1F0_{H}$	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	1E0 _H	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	1D8 _H	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4 _H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	$1D0_{H}$	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	-	-	140	Reserved
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _H	-	-	143	Reserved

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device. For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2k\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




(2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin must be configured as GPIO.

(3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



4. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance. As a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between Vcc and Vss pins as close as possible to Vcc and Vss pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV $_{CC}$, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V $_{CC}$) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1 V/\mu s$ or less in instantaneous fluctuation for power supply switching.

11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Cumbal	Condition	Ra	ting	Unit	Remarks
Parameter	Symbol	Condition	Min	Max	Ullit	Remarks
Power supply voltage*1	V_{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	
Analog power supply voltage*1	AV_{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH, AVRL	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH$, $AV_{CC} \ge AVRL$, AVRH > AVRL, $AVRL \ge AV_{SS}$
Input voltage*1	$V_{\rm I}$	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm I} \le V_{\rm CC} + 0.3V^{*3}$
Output voltage*1	V_{O}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm O} \le V_{\rm CC} + 0.3V^{*3}$
Maximum Clamp Current	I_{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	26	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	I_{OL}	-	-	15	mA	
"L" level average output current	I_{OLAV}	-	-	4	mA	
"L" level maximum overall output current	ΣI_{OL}	-	-	66	mA	
"L" level average overall output current	ΣI_{OLAV}	-	-	33	mA	
"H" level maximum output current	I_{OH}	-	-	-15	mA	
"H" level average output current	I_{OHAV}	-	-	-4	mA	
"H" level maximum overall output current	ΣI_{OH}	-	-	-66	mA	
"H" level average overall output current	ΣI_{OHAV}	-	-	-33	mA	
Power consumption*5	P_{D}	$T_A = +125$ °C	-	416 ^{*6}	mW	
Operating ambient temperature	T_A	-	-40	+125*7	°C	
Storage temperature	T_{STG}	- V OV	-55	+150	°C	

^{*1:} This parameter is based on $V_{SS} = AV_{SS} = 0V$.

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.


^{*2:} AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

^{*3:} V_I and V_O should not exceed $V_{CC} + 0.3V$. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of standard ports depend on V_{CC} .

^{*4: •} Applicable to all general purpose I/O pins (Pnn_m).

- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
 resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

I

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

- *6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *7: Write/erase to a large sector in flash memory is warranted with $T_A \le +105$ °C.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$

Doromotor	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Offic	Remarks	
Power supply	V_{CC} , AV_{CC}	2.7	-	5.5	V		
voltage	V _{CC} , AV _{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode	
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$1.0\mu F$ (Allowance within \pm 50%) $3.9\mu F$ (Allowance within \pm 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_S .	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions		Value	, – 0 , 1	Unit	Remarks						
Parameter	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks						
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	27	-	mA	$T_A = +25$ °C						
	I _{CCPLL}		Flash 0 wait	-	-	37	mA	$T_A = +105^{\circ}C$						
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	$T_A = +125$ °C						
			Main Run mode with CLKS1/2 = CLKB =	-	3.5	-	mA	$T_A = +25^{\circ}C$						
	I _{CCMAIN}		CLKP1/2 = 4MHz Flash 0 wait	-	-	8	mA	$T_A = +105^{\circ}C$						
				(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	$T_A = +125$ °C					
	${ m I}_{ m CCRCH}$	Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	1.8	-	mA	$T_A = +25^{\circ}C$						
Power supply current in Run			2MHz Flash 0 wait	-	-	6	mA	$T_A = +105$ °C						
modes ^{*1}			(CLKMC, CLKPLL and CLKSC stopped)	-	-	7.5	mA	$T_A = +125$ °C						
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	0.16	-	mA	$T_A = +25^{\circ}C$						
	I_{CCRCL}		100kHz Flash 0 wait	-	-	3.5	mA	$T_A = +105$ °C						
		CCSUB							(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	$T_A = +125$ °C
	I _{CCSUB}		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	$T_A = +25^{\circ}C$						
			Flash 0 wait	-	-	3.3	mA	$T_A = +105$ °C						
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	$T_A = +125$ °C						

Devenuetes	Coursels ad	Pin	Complitions		Value		1 1 ! 4	Damadra
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	8.5	-	mA	$T_A = +25^{\circ}C$
	I_{CCSPLL}			-	-	14	mA	$T_A = +105^{\circ}C$
			stopped)	-	-	15.5	mA	$T_A = +125^{\circ}C$
	I _{CCSMAIN}		Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	1	-	mA	$T_A = +25$ °C
			4MHz, SMCR:LPMSS = 0	-	-	4.5	mA	$T_A = +105^{\circ}C$
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	6	mA	$T_A = +125$ °C
	I_{CCSRCH}	Vcc	RC Sleep mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.6	ı	mA	$T_A = +25^{\circ}C$
Power supply current in Sleep modes*1				-	ı	3.8	mA	$T_A = +105$ °C
Sicep modes				-	-	5.3	mA	$T_A = +125^{\circ}C$
			RC Sleep mode with CLKS1/2 = CLKB =	-	0.07	ı	mA	$T_A = +25^{\circ}C$
	I_{CCSRCL}		CLKP1/2 = CLKRC = 100kHz	-	-	2.8	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	4.3	mA	$T_A = +125^{\circ}C$
	I_{CCSSUB}		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL	-	0.04	-	mA	$T_A = +25^{\circ}C$
				-	-	2.5	mA	$T_A = +105^{\circ}C$
			and CLKRC stopped)	-	-	4	mA	$T_A = +125^{\circ}C$

Doromotor	Cymbol	Pin	Conditions		Value		Lloit	Domorko
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Timer mode with	-	2485	2715	μΑ	$T_A = +25^{\circ}C$
	I_{CCTPLL}		CLKP1 = 32MHz (CLKRC and CLKSC stopped)	-	-	4095	μΑ	$T_A = +105^{\circ}C$
				-	-	5065	μΑ	$T_A = +125^{\circ}C$
			Main Timer mode with	-	285	330	μΑ	$T_A = +25$ °C
	I _{CCTMAIN}		CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	1195	μΑ	$T_A = +105^{\circ}C$
				-	-	2165	μΑ	$T_A = +125^{\circ}C$
Power supply	I _{CCTRCH}	Vcc	RC Timer mode with CLKRC = 2MHz,	-	160	215	μΑ	$T_A = +25$ °C
current in			SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1095	μΑ	$T_A = +105^{\circ}C$
Timer modes*2				-	-	2075	μΑ	$T_A = +125^{\circ}C$
			RC Timer mode with	-	35	75	μΑ	$T_A = +25$ °C
	I_{CCTRCL}		CLKRC = 100kHz, SMCR:LPMSS = 0	-	-	905	μΑ	$T_A = +105$ °C
			(CLKPLL, CLKMC and CLKSC stopped)	-	-	1880	μΑ	$T_A = +125^{\circ}C$
	I_{CCTSUB}		Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and	-	25	65	μΑ	$T_A = +25$ °C
				-	-	885	μΑ	$T_A = +105^{\circ}C$
		_	CLKRC stopped)	-	-	1850	μΑ	$T_A = +125$ °C

Doromotor	Cumbal	Pin	Conditions		Value		Lloit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
D				-	20	60	μΑ	$T_A = +25^{\circ}C$
Power supply current in Stop mode *3	I_{CCH}		-	-	ı	880	μΑ	$T_A = +105$ °C
mode				-	ı	1845	μΑ	$T_A = +125$ °C
Flash Power Down current	I _{CCFLASHPD}		-	-	36	70	μΑ	
Power supply current for active Low	I_{CCLVD}	Vcc	Low voltage	-	5	ı	μΑ	$T_A = +25$ °C
Voltage detector*4	1CCLVD		detector enabled	-	-	12.5	μΑ	$T_A = +125$ °C
Flash Write/	I _{CCFLASH}		_	-	12.5	ı	mA	$T_A = +25$ °C
Erase current*5	¹ CCFLASH			-	-	20	mA	$T_A = +125$ °C

^{*1:} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

^{*2:} The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

^{*3:} The power supply current in Stop mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, $I_{CCFLASHPD}$ must be added to the Power supply current.

^{*4:} When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

^{*5:} When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

(2) Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$


Daramatar	Cy make al	Pin			Value			= - 40 C t0 + 123 C)
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	V	Port inputs	-	$V_{CC} \times 0.7$	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V_{IH}	Pnn_m	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
"H" level input voltage	V_{IHX0S}	X0	External clock in "Fast Clock Input mode"	$VD \times 0.8$	-	VD	V	VD=1.8V±0.15V
	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	
	V_{IHR}	RSTX	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V_{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V_{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	V	Port inputs Pnn_m	-	V _{SS} - 0.3	-	$V_{CC} \times 0.3$	V	CMOS Hysteresis input
	V_{IL}		-	V _{SS} - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
"L" level	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V_{SS}	-	VD ×0.2	V	VD=1.8V±0.15V
input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
voltage	V_{ILR}	RSTX	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	CMOS Hysteresis input
	$V_{\rm ILM}$	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	$V_{\rm ILD}$	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input


D 1	0	Pin	O a maliti a ma		Value		1.1-20	Damada
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	$V_{ m OH4}$	4mA type	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ \text{I}_{\text{OH}} = \text{-}4 \text{mA} \\ \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} < 4.5 \text{V} \\ \text{I}_{\text{OH}} = \text{-}1.5 \text{mA} \end{array}$	V _{CC} - 0.5	-	V_{CC}	V	
output voltage	V _{OH3}	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V _{CC} - 0.5	-	V_{CC}	V	
"L" level	V _{OL4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	_	-	0.4	V	
output voltage	V _{OL3}	3mA type	$2.7V \le V_{CC} \le 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25 \text{mA}$	0	-	0.25	V	
Input leak current	I_{IL}	Pnn_m	$\begin{aligned} &V_{SS} < V_I < V_{CC} \\ &AV_{SS}, AVRL < V_I < \\ &AV_{CC}, AVRH \end{aligned}$	- 1	-	+ 1	μΑ	
Pull-up resistance value	R_{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C_{IN}	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL	-	-	5	15	pF	

4. AC Characteristics

(1) Main Clock Input Characteristics


		Pin		Value	- 7 - 33	Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Offic	Remarks
Input frequency		X0, X1	4	-	8	MHz	When using a crystal oscillator, PLL off
	$ m f_{C}$		ı	ı	8	MHz	When using an opposite phase external clock, PLL off
			4	1	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
To and for many		V0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	f _{FCI}	X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t_{CYLH}	-	125	-	-	ns	
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns	






(2) Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$ Value Pin Unit Parameter Symbol Conditions Remarks name Min Max Тур When using an 32.768 kHzoscillation circuit X0A, When using an X1A opposite phase 100 kHzInput frequency $f_{CL} \\$ external clock When using a X0A50 kHz single phase external clock Input clock cycle 10 $t_{CYLL} \\$ μs Input clock pulse $P_{WH}/t_{CYLL}\text{,}$ 30 70 % width $P_{WL}/t_{CYLL} \\$





(3) Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$

Doromotor	Symbol	Value			Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Uffil	Remarks	
Clock fraquency	f	50	100	200	kHz	When using slow frequency of RC oscillator	
Clock frequency	f_{RC}	1	2	4	MHz	When using fast frequency of RC oscillator	
RC clock stabilization		80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)	
time	t _{RCSTAB}	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)	


(4) Internal Clock Timing

Doromotor	Cumbal	Va	Unit		
Parameter	Symbol	Min Max		Offic	
Internal System clock frequency (CLKS1 and CLKS2)	f_{CLKS1}, f_{CLKS2}	-	54	MHz	
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f_{CLKB}, f_{CLKP1}	-	32	MHz	
Internal peripheral clock frequency (CLKP2)	f_{CLKP2}	-	32	MHz	

(5) Operating Conditions of PLL


 $(V_{CC}=A\underline{V_{CC}}=2.7V$ to 5.5V, $V_{SS}=AV_{SS}=0V,\,T_A=$ - $40^{\circ}C$ to + $125^{\circ}C)$

Doromotor	Symbol	Value			Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Offic	Remarks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f_{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f_{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	




(6) Reset Input

Parameter	Symbol	Pin name	Va	Unit	
1 drameter	Cyrribor	1 III Hairie	Min	Max	Offic
Reset input time	4	DCTV	10	-	μs
Rejection of reset input time	t_{RSTL}	RSTX	1	-	μs



(7) Power-on Reset Timing

Doromotor	Symbol	Pin name		Value		Linit	
Parameter	Symbol	Pinname	Min	Тур	Max	Unit ms	
Power on rise time	t_{R}	Vcc	0.05	-	30	ms	
Power off time	t _{OFF}	Vcc	1	-	-	ms	



(8) USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, C_L = 50 \text{pF})$


	Cymphal	Pin	Conditions	$4.5V \le V_C$	_{CC} < 5.5V	2.7V ≤ V _C	cc < 4.5V	
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKn		$4t_{CLKP1}$	-	4t _{CLKP1}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{\rm SLOVI}$	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{OVSHI}	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1} - 20^*$	1	$N \times t_{CLKP1}$ -30^*	1	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKn, SINn	clock mode	t _{CLKP1} + 45	-	t _{CLKP1} + 55	1	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	1	t _{CLKP1} + 10	1	ns
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP1} + 10	1	t _{CLKP1} + 10	1	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKn, SOTn	External shift	1	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKn, SINn	clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKn, SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	$t_{\rm F}$	SCKn		-	20	-	20	ns
SCK rise time	t_R	SCKn		-	20	-	20	ns


Notes:

- AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on t_{SCYC} and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

t _{SCYC}	N
$4 \times t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4
	•••






(9) External Input Timing

Parameter	Symbol	Pin name	Value		Unit	Remarks
Farameter	Syllibol	riii iiaiiie	Min	Max	Offic	Remarks
		Pnn_m				General Purpose I/O
		ADTG				A/D Converter trigger input
		TINn			ns	Reload Timer
	t _{INH} , t _{INL}	TTGn	2t _{CLKP1} +200			PPG trigger input
		FRCKn,	$(t_{CLKP1} =$	-		Free-Running Timer
Input pulse width		FRCKn_R	$1/f_{CLKP1})*$			input clock
input puise width		INn, INn_R				Input Capture
		AINn,				Quadrature
		BINn,				Position/Revolution
		ZINn				Counter
		INTn, INTn_R				External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.




(10) I²C Timing

Parameter	Symbol	Conditions	Typica	Typical mode High-speed mode*4			Unit	
			Min	Max	Min	Max		
SCL clock frequency	f_{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t_{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	t_{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t_{HIGH}		4.0	-	0.6	1	μs	
(Repeated) START condition								
setup time	t_{SUSTA}		4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		$C_{L} = 50pF,$ $R = (Vp/I_{OI})^{*1}$						
Data hold time	t	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	$0.9*^{3}$	Пе	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}		U	3.43	U	0.9	μs	
Data setup time	t		250		100		ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t_{SUDAT}		230	_	100	_	115	
STOP condition setup time	+		4.0		0.6		ше	
$SCL \uparrow \rightarrow SDA \uparrow$	$t_{ m SUSTO}$		4.0	-	0.0	-	μs	
Bus free time between								
"STOP condition" and	t_{BUS}		4.7	-	1.3	-	μs	
"START condition"								

^{*1:} R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*4:} For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250 ns$ ".

5. A/D Converter

(1) Electrical Characteristics for the A/D Converter


		Pin	Value			1		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	10	bit		
Total error	-	-	- 3.0	-	+ 3.0	LSB		
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB		
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB		
Zero transition voltage	V _{OT}	ANn	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV		
Full scale transition voltage	V_{FST}	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV		
Compare time*			1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$	
Compare time	-		2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$	
Sampling time*	_		0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$	
Sampling time	-	-	1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$	
Power supply	I_A		-	2.0	3.1	mA	A/D Converter active	
current	I_{AH}	AV_{CC}	-	-	3.3	μΑ	A/D Converter not operated	
Reference power supply current	I_R	AMDII	-	520	810	μΑ	A/D Converter active	
(between AVRH and AVRL)	I_{RH}	AVRH	-	-	1.0	μΑ	A/D Converter not operated	
Analog input capacity	C_{VIN}	ANn	-	-	15.9	pF		
A 1 :	D	A NI	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$	
Analog impedance	R_{VIN}	ANn	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$	
Analog port input current (during conversion)	I _{AIN}	ANn	- 0.3	-	+ 0.3	μΑ	$\begin{array}{c} AV_{SS},AVRL < V_{AIN} < \\ AV_{CC},AVRH \end{array}$	
Analog input voltage	V _{AIN}	ANn	AVRL	-	AVRH	V		
Reference voltage range	-	AVRH	AV _{CC} - 0.1	-	AV_{CC}	V		
	-	AVRL	AV_{SS}	-	AV _{SS} + 0.1	V		
Variation between channels	-	ANn	-	-	4.0	LSB		

^{*:} Time for each channel.

(2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



R_{ext}: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp [Min] = $7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. (0.5 μ s for 4.5V \leq AV_{CC} \leq 5.5V, 1.2 μ s for 2.7V \leq AV_{CC} < 4.5V)
- \bullet If the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu F$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.

(3) Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b00000000000 \longleftrightarrow 0b000000001) to the full-scale

transition point (0b1111111110 \longleftrightarrow 0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

•Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage: Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.




Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





6. Low Voltage Detection Characteristics


Doromotor	Symbol	Conditions	Value			Unit	
Parameter	Symbol	Conditions	Min	Тур	Max	Offic	
	V_{DL0}	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V	
	V_{DL1}	$CILCR:LVL = 0001_{B}$	2.79	3.00	3.21	V	
	V_{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V	
Detected voltage*1	V_{DL3}	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V	
	V_{DL4}	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V	
	V_{DL5}	$CILCR:LVL = 0111_B$	3.73	4.00	4.27	V	
	V_{DL6}	$CILCR:LVL = 1001_B$	3.91	4.20	4.49	V	
Power supply voltage change rate*2	dV/dt	-	- 0.004	-	+ 0.004	V/µs	
II	17	CILCR:LVHYS=0	-	-	50	mV	
Hysteresis width	V_{HYS}	CILCR:LVHYS=1	80	100	120	mV	
Stabilization time	$T_{LVDSTAB}$	-	-	-	75	μs	
Detection delay time	$t_{\rm d}$	-	-	-	30	μs	

^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2:} In order to perform the low voltage detection at the detection voltage (V_{DLX}) , be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.







7. Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter		Conditions	ditions Value		Unit	Remarks	
		Conditions	Min	Тур	Max	o iii	Remarks
	Large Sector	T _A ≤+ 105°C	-	1.6	7.5	S	
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.
	Security Sector	-	-	0.31	1.65	S	
Word (16-bit)	Large Sector	T _A ≤+ 105°C	-	25	400	μs	Not including system-level overhead
write time	Small Sector	-	-	25	400	μs	time.
Chip erase time		T _A ≤+105°C	-	11.51	55.05	s	Includes write time prior to internal erase.

Note: While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector.

To put it concrete, change the external power in the range of change ration of power supply voltage $(-0.004 \text{V/}\mu\text{s} \text{ to } +0.004 \text{V/}\mu\text{s})$ after the external power falls below the detection voltage $(V_{DLX})^{*1}$.

Write/Erase cycles and data hold time

Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 *2


^{*1:} See "6. Low Voltage Detection Characteristics".


^{*2:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).


■ EXAMPLE CHARACTERISTICS


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

• MB96F647









• Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
Sicep mode	I DD	Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
T:	PLL	(CLKB is stopped in this mode) CLKMC = 4MHz, CLKPLL = 32MHz
Timer mode	PLL	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
	Walli ose.	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
Ston mode	stonnad	FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode,
		FLASH in Power-down / reset mode

■ ORDERING INFORMATION


MCU with CAN controller


Part number	Flash memory	Package
MB96F643RBPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F643RBPMC-GSE2	(96.5KB)	(FPT-100P-M20)
MB96F645RBPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F645RBPMC-GSE2	(160.5KB)	(FPT-100P-M20)
MB96F646RBPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F646RBPMC-GSE2	(288.5KB)	(FPT-100P-M20)
MB96F647RBPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F647RBPMC-GSE2	(416.5KB)	(FPT-100P-M20)

MCU without CAN controller

Part number	Flash memory	Package
MB96F643ABPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F643ABPMC-GSE2	(96.5KB)	(FPT-100P-M20)
MB96F645ABPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F645ABPMC-GSE2	(160.5KB)	(FPT-100P-M20)

■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
-	-	PRELIMINARY → Data sheet
2	■FEATURES	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature →
		Up to 8 MHz external clock for devices with fast clock input feature
4		Changed the description of "Built-in On Chip Debugger" - Event sequencer: 2 levels →
		- Event sequencer: 2 levels + reset
	■PRODUCT LINEUP	Added the Product
5		Changed the Remark of RLT RLT 0/1/2/3/6 Only RLT6 can be used as PPG clock source → RLT 0 to 3/6
	■BLOCK DIAGRAM	Deleted the block of RLT6 from PPG block
6		Changed the RLT block 4ch
		$\begin{array}{c} \rightarrow \\ 0/1/2/3/6 \text{ 5ch} \end{array}$
8	■PIN FUNCTION DESCRIPTION	Changed the Description of PPGn_B Programmable Pulse Generator n output (8bit) →
		Programmable Pulse Generator n output (16bit/8bit)
	■I/O CIRCUIT TYPE	Changed the figure of type B
14		Changed the Remarks of type B (CMOS hysteresis input with input shutdown function, $I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$, Programmable pull-up resister) \rightarrow (CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$), Automotive input with input shutdown function and programmable pull-up resistor)
15		Changed the figure of type G
18	■MEMORY MAP	Changed the START addresses of Boot-ROM 0F:E000 _H →
20	■USER ROM MEMORY MAP FOR FLASH DEVICES	OF:C000 _H Changed the annotation Others (from DF:0200 _H to DF:1FFF _H) are all mirror area of SAS-512B. → Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B.

60

Page	Section	Change Results
. 490	■INTERRUPT VECTOR	Changed the Description of CALLV0 to CALLV7
	TABLE	Reserved
		\rightarrow
		CALLV instruction
		Changed the Description of RESET
		Reserved
		\rightarrow
22		Reset vector
		Changed the Description of INT9 Reserved
		Reserved →
		INT9 instruction
		Changed the Description of EXCEPTION
		Reserved
		\rightarrow
		Undefined instruction execution
		Changed the Vector name of Vector number 64
		PPGRLT
		→ RLT6
23		Changed the Description of Vector number 64
		Reload Timer 6 can be used as PPG clock source
		\rightarrow
		Reload Timer 6
24		Added the Vector of OCU4
	■HANDLING DEVICES	Added the description to "3. External clock usage"
		(3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power
		supply to A/D converter and analog inputs"
		In this case, the voltage must not exceed AVRH or AV _{CC}
27		(turning the analog and digital power supplies simultaneously
		on or off is acceptable).
		\rightarrow
		In this case, AVRH must not exceed AV _{CC} . Input voltage for
		ports shared with analog input ports also must not exceed AV _{CC}
		(turning the analog and digital power supplies simultaneously on or off is acceptable).
28		Added the description "12. Mode Pin (MD)"
20	■ELECTRICAL	Changed the Value
	CHARACTERISTICS	ΣI _{OL}
	1. Absolute Maximum Ratings	Max: 64mA → 66mA
		$\Sigma I_{ m OLAV}$
		Max: 32mA → 33mA
		ΣI _{OH}
29		$Max: -64mA \rightarrow -66mA$
		ΣI_{OHAV} Max: -32mA \rightarrow -33mA
		$\begin{array}{c} \text{Max: -32IIIA} \rightarrow \text{-33IIIA} \\ \text{P}_{\text{D}} \end{array}$
		$T_A = +105$ °C $\rightarrow T_A = +125$ °C
		$Max: 287mA \rightarrow 416mA$
		T_{A}
		Max: $105^{\circ}\text{C} \rightarrow 125^{\circ}\text{C}$


TELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings 30 Absolute Maximum Ratings Supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset except devices with persistent low voltage reset in internal vector mode). Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4	Page	Section	Change Results
Section 1. Absolute Maximum Ratings 1. Absolute Maximum Ratings 1. Absolute Maximum Ratings 2. Recommended Operating Conditions 2. Recommended Operating Conditions 2. Recommended Operating Conditions 2. Recommended Operating Conditions 3. DC Characteristics (1) Current Rating 4. Changed the Value of "Smoothing capacitor at C pin" Deleted "(Target value)" part of the County of the Co			3
1. Absolute Maximum Ratings 1. Added the Hain Bingut is applied during power-on, the power supply voltage may not be sufficient to operate the Power reset. 1. Added the amnotation *4 1. Added the annotation *4 1. Added the annotation *7 1. Added the Alute of "Smoothing capacitor at C pin" Typ: 1.0µF or 3.pµF Max: 1.5µF → 4.7µF 1. Added the Value of "Smoothing capacitor at C pin" Deleted "(Target value)" From Remarks 1. Added the Value (T _A = +125°C) 1. Added the Value (T _A = +125°C) 1. Added the Value (T _A = +105°C) 1. CCRUE CCRUE CREAT 1. Added the Symbol to "Power supply current in Run modes" 1. CCRUE CREAT 1. CCREAT 1. CREAT 1. Typ: 1. S.MA → 3.7mA (T _A = +105°C) 1. CCRUE CREAT 1. CCREAT 1. CREAT 1. Typ: 1. S.MA → 3.7mA (T _A = +105°C) 1. CCREAT 1. CCREAT 1. CREAT 1. Typ: 1. S.MA → 3.7mA (T _A = +25°C) 1. CCREAT 1. Typ: 1. S.MA → 3.7mA (T _A = +25°C) 1. CCREAT 1. Typ: 1. S.MA → 4.5mA (T _A = +105°C) 1. CCREAT 1. Typ: 1. S.MA → 4.5mA (T _A = +105°C) 1. CCREAT 1. Typ: 1. S.MA → 4.5mA (T _A = +105°C) 1. CCREAT 1. Typ: 1. S.MA → 4.5mA (T _A = +105°C) 1. CCREAT 1. Typ:			<u> </u>
ovoltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG LIF pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the value and Remarks to "Power supply voltage" Min: 2.0V Typ: . Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF − 1.0µF to 3.9µF Max: 1.5µF → 4.7µF Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9µF (Allowance within ± 20%)" Added the Symbol to "Power supply current in Run modes" 1.0cm. 1.0cm. 1.0cm. 1.0cm. Changed the Value of "Power supply current in Run modes" 1.0cm. 1.0c			
vector mode). → Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.		8	
Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Alue and Remarks to "Power supply voltage" Min: 2.0V Typ: . Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF − 1.0µF to 3.9µF Max: 1.5µF → 4.7µF Changed the Remarks of "Smoothing capacitor at C pin" Deleted "Clarget value" Added "3.9µF (Allowance within ± 20%)" Deleted "Clarget value" Added the Symbol to "Power supply current in Run modes" Iccasin Iccasin. Changed the Conditions of Icctu. IccaMaN: Iccsus in "Power supply current in Run modes" Iccasin Iccasin. Iccasin Iccasin. Changed the Value of "Power supply current in Run modes" Iccsus Max: 45mA → 37mA (T _A = +105°C) Iccasin Max: 6mA → 3.3mA (T _A = +105°C) Iccasin Iccasin. Changed the Conditions of IccsMain in "Power supply current in Sleep modes" Iccsus Iccasin. Iccasin. Changed the Value of "Power supply current in Sleep modes" Iccsus Iccasin. Iccasin. Changed the Value of "Power supply current in Sleep modes" Iccsus Iccasin. Iccasin. Changed the Value of "Power supply current in Sleep modes" Iccsus Iccasin. Iccsus Iccasin. Changed the Value of "Power supply current in Sleep modes" Iccsus Iccasin. Icca			(except devices with persistent low voltage reset in internal
supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Alue and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Toma Rating 3. DC Characteristics (1) Current Rating 3. DC Characteristics Added the Value (T ₂ =+125°C) Added the Symbol to "Power supply current in Run modes" 1coxen. 1coxen. Changed the Conditions of 1coxen. 1coxen. In Run modes" 1coxen. 1coxen. Max: 45mA → 37mA (T _A = +105°C) 1coxen. Max: 45mA → 3.3mA (T _A = +105°C) 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxe			vector mode).
supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Alue and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Toma Rating 3. DC Characteristics (1) Current Rating 3. DC Characteristics Added the Value (T ₂ =+125°C) Added the Symbol to "Power supply current in Run modes" 1coxen. 1coxen. Changed the Conditions of 1coxen. 1coxen. In Run modes" 1coxen. 1coxen. Max: 45mA → 37mA (T _A = +105°C) 1coxen. Max: 45mA → 3.3mA (T _A = +105°C) 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxen. Changed the Value of "Power supply current in Sleep modes" 1coxen. 1coxe			→
$\frac{\text{voltage may not be sufficient to operate the Power reset.}}{\text{Added the annotation *4}} \\ \frac{\text{Added the annotation *4}}{\text{The DEBUG 1/F} pin has only a protective diode against V_{SS}}. \\ \text{Hence it is only permitted to input a negative clamping current in solven permitted to input an engative clamping consists of the provided provided in the provided p$	20		
Added the annotation *4 The DEBUG I/F pin has only a protective diode against V_{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: $I.0\mu\Gamma \rightarrow I.0\mu\Gamma$ to $3.9\mu\Gamma$ Max: $I.5\mu\Gamma \rightarrow 4.7\mu\Gamma$ Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" from Remarks (1) Current Rating 3. DC Characteristics (1) Current Rating Added the Symbol to "Power supply current in Run modes" $I.CCRL$ Changed the Conditions of $I.CCPLL$, $I.CCMAIN$, $I.CCSLIR$ in "Power supply current in Run modes" $I.CCRL$ Changed the Value of "Power supply current in Run modes" $I.CCRL$ Changed the Value of "Power supply current in Run modes" $I.CCRL$ Max: $45mA \rightarrow 37mA$ ($T_A = +105^{\circ}C$) $I.CCSLIR$ Added the Symbol to "Power supply current in Sleep modes" $I.CCRL$ Changed the Conditions of $I.CCSMAIN$ in "Power supply current in Sleep modes" $I.CCRL$ Changed the Conditions of $I.CCSMAIN$ in "Power supply current in Sleep modes" $I.CCRL$ Changed the Value of "Power supply current in Sleep modes" $I.CCRL$ Changed the Value of "Power supply current in Sleep modes" $I.CCRL$ $I.CSCRL$ Changed the Value of "Power supply current in Sleep modes" $I.CCRL$ $I.CSCRL$	30		
The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current $(4mA)$. For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0μ F $\rightarrow 1.0\mu$ F to 3.9μ F Max: 1.5μ F $\rightarrow 4.7\mu$ F Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" from Remarks Added the Value $(T_A = +125^\circ\text{C})$ Added the Symbol to "Power supply current in Run modes" I_{CCRCII} . I_{CCR			*
Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. Added the annotation *7 Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0μ F $\rightarrow 1.0\mu$ F to 3.9μ F Max: 1.5μ F $\rightarrow 4.7\mu$ F Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added the Symbol to "Smoothing capacitor at C pin" Deleted "(Target value)" Added the Symbol to "Power supply current in Run modes" Iccocia Iccoca Changed the Conditions of Iccoral, Iccom, Iccom in "Power supply current in Run modes" Iccola Iccom In Run modes Iccom In Run Max: 45mA \rightarrow 37mA (Ta = +105°C) Iccom Max: 45mA \rightarrow 37mA (Ta = +105°C) Added the Symbol to "Power supply current in Sleep modes" Iccom Iccom In Run Run Run Run Run Run Run Run Run Ru			
$ \begin{array}{c} 2. \ Recommended Operating \\ Conditions \\ \hline \\ & Min: 2.0V \\ & Min: 2.0V \\ & Typ: \\ & Max: 5.5V \\ & Remarks: Maintains RAM data in stop mode \\ \hline & Changed the Value of "Smoothing capacitor at C pin" \\ & Typ: 1.0 \mu F \rightarrow 1.0 \mu F to 3.9 \mu F \\ \hline & Max: 1.5 \mu F \rightarrow 4.7 \mu F \\ \hline & Changed the Remarks of "Smoothing capacitor at C pin" \\ & Deleted "(Target value)" \\ & Added "3.9 \mu F (Allowance within \pm 20\%)" \\ \hline & Deleted "(Target value)" from Remarks \\ \hline & Added the Symbol to "Power supply current in Run modes" \\ \hline & 1.0 \mu F to 1.0 \mu F$			maximum 6.0V.
Conditions Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$ Max: $1.5\mu F \rightarrow 4.7\mu F$ Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9 μF (Allowance within \pm 20%)" Deleted "(Target value)" from Remarks Added the Value ($T_A = +125^{\circ}C$) Added the Symbol to "Power supply current in Run modes" $\frac{1_{CCRCL}}{1_{CCRCL}}$ Changed the Conditions of $\frac{1_{CCPLL}}{1_{CCMAIN}}$, $\frac{1_{CCSUB}}{1_{CCSUB}}$ in "Power supply current in Run modes" $\frac{1_{CCPLL}}{1_{CCRL}}$ Max: $45\text{MA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}C$) $\frac{1_{CCSRCH}}{1_{CCSRCH}}$, $\frac{1_{CCSRCH}}{1_{CC$			
$ \begin{array}{c} Typ: - \\ Max: 5.5V \\ Remarks: Maintains RAM data in stop mode \\ \hline Changed the Value of "Smoothing capacitor at C pin" \\ Typ: 1.0µF \rightarrow 1.0µF to 3.9µF \\ Max: 1.5µF \rightarrow 4.7µF \\ \hline Changed the Remarks of "Smoothing capacitor at C pin" \\ Deleted "(Target value)" \\ Added "3.9µF (Allowance within \pm 20%)" \\ \hline Deleted "(Target value)" from Remarks \\ (1) Current Rating \\ \hline \\ 3. DC Characteristics \\ (1) Current Rating \\ \hline \\ 3. DC Characteristics \\ (1) Current Rating \\ \hline \\ 3. DC Characteristics \\ (1) Current Rating \\ \hline \\ Added the Value (T_A = +125°C) \\ Added the Symbol to "Power supply current in Run modes" \\ I_{CCRCII} I_{CCRCII} \\ \hline \\ Changed the Conditions of I_{CCPLI, I_{CCMAIN}} I_{CCSUB} in "Power supply current in Run modes" \\ I_{CCRCII} I_{CCMAIN} \\ Max: 45mA \rightarrow 37mA (T_A = +105°C) \\ I_{CCSUB} \\ Max: 6mA \rightarrow 3.3mA (T_A = +105°C) \\ I_{CCSUB} \\ Max: 6mA \rightarrow 3.3mA (T_A = +105°C) \\ I_{CCSRCII} I_{CCSRCI} \\ Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes" \\ I_{CCSRCII} I_{CCSRCI} \\ Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes" \\ I_{CCSRCII} I_{CCSRCI} \\ Changed the Value of "Power supply current in Sleep modes" \\ I_{CCSRLII} I_{CCSRCII} \\ Typ: 6.5mA \rightarrow 8.5mA (T_A = +25°C) \\ Max: 15mA \rightarrow 14mA (T_A = +105°C) \\ I_{CCSMAIN} \\ Max: 7mA \rightarrow 4.5mA (T_A = +105°C) \\ I_{CCSSUB} \\ Typ: 0.08mA \rightarrow 0.04mA (T_A = +25°C) \\ \hline \end{array}$			
$ \begin{array}{c} \text{Max: 5.5V} \\ \text{Remarks: Maintains RAM data in stop mode} \\ \text{Changed the Value of "Smoothing capacitor at C pin"} \\ \text{Typ: } 1.0 \mu \text{F} \rightarrow 1.0 \mu \text{F to } 3.9 \mu \text{F} \\ \text{Max: } 1.5 \mu \text{F} \rightarrow 4.7 \mu \text{F} \\ \text{Changed the Remarks of "Smoothing capacitor at C pin"} \\ \text{Deleted "CTarget value"} \\ \text{Added "3.9 } \mu \text{F (Allowance within \pm 20%)"} \\ \text{Deleted "CTarget value"} \\ \text{Form Remarks} \\ \text{Added the Value ($T_{A} = +125^{\circ}$C)} \\ \text{Added the Symbol to "Power supply current in Run modes"} \\ \text{I_{CCRCIL.}} \\ \text{CCRCIL.} \\ \text{Corpil.} \\ \text{I_{CCRCIL.}} \\ \text{Changed the Conditions of I_{CCPLL.}} \\ \text{I_{CCMAIN}} \\ \text{Max: 45mA} \rightarrow 37 \text{mA ($T_{A} = +105^{\circ}$C)} \\ \text{I_{CCSUB}} \\ \text{Max: 6mA} \rightarrow 3.3 \text{mA ($T_{A} = +105^{\circ}$C)} \\ \text{I_{CCSNB}} \\ \text{Max: 6mA} \rightarrow 3.3 \text{mA ($T_{A} = +105^{\circ}$C)} \\ \text{I_{CCSRCIL.}} \\ \text{Changed the Conditions of I_{CCSMAIN}} \\ \text{in "Power supply current in Sleep modes"} \\ \text{I_{CCSRCIL.}} \\ \text{Cosrcil.} \\ \text{I_{CCSRCIL.}} \\ \text{Changed the Conditions of I_{CCSMAIN}} \\ \text{in "Power supply current in Sleep modes"} \\ \text{I_{CCSRCIL.}} \\ \text{Cosrcil.} \\ \text{I_{CCSRCIL.}} \\ \text{Changed the Value of "Power supply current in Sleep modes"} \\ \text{I_{CCSPLIL.}} \\ \text{I_{CCSPLIL.}} \\ \text{I_{CCSPLIL.}} \\ \text{I_{CCSPLIL.}} \\ \text{I_{CCSRCIL.}} \\ \text{Changed the Value of "Power supply current in Sleep modes"} \\ \text{I_{CCSSLIB}} \\ \text{I_{CCSSUB}} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 4.5 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{Max: } 15 \text{mA} \rightarrow 4.5 \text{m A ($T_{A} = +105^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSSUB}} \\ \text{I_{TOM}} \rightarrow 0.04 \text{m A ($T_{A} = +25^{\circ}$C)} \\ \text{I_{CCSUB}$		Conditions	
$ \begin{array}{c} Remarks: Maintains RAM data in stop mode \\ Changed the Value of "Smoothing capacitor at C pin" \\ Typ: 1.0\mu F \rightarrow 1.0\mu F \text{ to } 3.9\mu F \\ Max: 1.5\mu F \rightarrow 4.7\mu F \\ Changed the Remarks of "Smoothing capacitor at C pin" \\ Deleted "(Target value)" \\ Added "3.9\mu F (Allowance within \pm 20\%)" \begin{array}{c} 3. \text{ DC Characteristics} \\ (1) \text{ Current Rating} \end{array} \begin{array}{c} Deleted "(Target value)" \text{ from Remarks} \\ Added the Value (T_A = +125^{\circ}C) \\ Added the Symbol to "Power supply current in Run modes" \\ I_{CCRCH} I_{CCRCH} I_{CCRCH} I_{CCMAIN}, I_{CCSUB} \text{ in "Power supply current in Run modes"} \\ I_{CCPLL} I_{Max:} \text{ 45mA} \rightarrow 37\text{mA} (T_A = +105^{\circ}C) \\ I_{CCMAIN} I_{Max:} \text{ 9mA} \rightarrow 8\text{mA} (T_A = +105^{\circ}C) \\ I_{CCSRCH} I_{CCSRCH} I_{CCSRCH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRCH} I_{CCSRCL} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRCH} I_{CCSRCH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRCH} I_{CCSRCH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSPLL} I_{CCSRCH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSPLL} I_{CCSRCH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSPLL} I_{CCSRLH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSPLL} I_{CCSRLH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I_{CCSRLH} I_{CCSRCH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I_{CCSRLH} I_{CCSRLH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I_{CCSRLH} I_{CCSRLH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I_{CCSRLH} I_{CCSRLH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I_{CCSRLH} I_{CCSRLH} \text{ in "Power supply current in Sleep modes"} \\ I_{CCSRLH} I$			
Changed the Value of "Smoothing capacitor at C pin" Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$ Max: $1.5\mu F \rightarrow 4.7\mu F$ Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9\textit{F} (Allowance within \pm 20\textit{w})" Deleted "(Target value)" from Remarks Added the Value (T_A = +125°C) Added the Symbol to "Power supply current in Run modes" 1_{CCRCH} . 1_{CCRCL} Changed the Conditions of 1_{CCPLL} . 1_{CCMAIN} , 1_{CCSUB} in "Power supply current in Run modes" 1_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}\text{C}$) 1_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}\text{C}$) 1_{CCSUB} Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ($T_A = +105^{\circ}\text{C}$) Added the Symbol to "Power supply current in Sleep modes" 1_{CCSRCL} Changed the Conditions of $1_{CCSMAIN}$ in "Power supply current in Sleep modes" 1_{CCSRCL} 1_{CCSRCL} Changed the Value of "Power supply current in Sleep modes" 1_{CCSRCL} 1_{CCSRCL} 1_{CCSRCL} 1_{CCSRCL} 1_{CCSRCL} $1_{CCSMAIN}$ Max: $15\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $15\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $1_{CCSSMAIN}$ Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +25^{\circ}\text{C}$)			
$ \begin{array}{c} Typ: 1.0\mu F \rightarrow 1.0\mu F \ to \ 3.9\mu F \\ Max: 1.5\mu F \rightarrow 4.7\mu F \\ Changed the Remarks of "Smoothing capacitor at C pin" \\ Deleted "(Target value)" \\ Added "3.9\mu F (Allowance within \pm 20\%)" $	31		
$\frac{\text{Max: } 1.5 \mu \text{F} \rightarrow 4.7 \mu \text{F}}{\text{Changed the Remarks of "Smoothing capacitor at C pin"}}{\text{Deleted "(Target value)"}}{\text{Added "3.9 $\mu \text{F} (Allowance within $\pm 20\%)"}}{\text{Added "3.9 $\mu \text{F} (Allowance within $\pm 20\%)"}}{\text{Deleted "(Target value)" from Remarks}}}{\text{Added the Value ($T_A = +125^{\circ}$\text{C})}}{\text{Added the Value ($T_A = +125^{\circ}$\text{C})}}{\text{Added the Symbol to "Power supply current in Run modes"}}{\text{I_{CCRCH. I_{CCRLL}}}}{\text{I_{CMAIN, I_{CCSUB}} in "Power supply current in Run modes"}}{\text{I_{CCPLL.}}}{\text{I_{CMAIN, I_{CCSUB}} in "Power supply current in Run modes"}}{\text{I_{CCPLL}}}{\text{Max: } 45 \text{mA}} \rightarrow 37 \text{mA} (T_A = +105^{\circ}$\text{C})}{\text{I_{CCSUB}}}{\text{Max: } 6mA} \rightarrow 3.3 \text{mA} (T_A = +105^{\circ}$\text{C})}{\text{I_{CCSUB}}}{\text{Max: } 6mA} \rightarrow 3.3 \text{mA} (T_A = +105^{\circ}$\text{C})}{\text{I_{CCSRCL. I_{CCSRCL}}}}{\text{I_{CCSRCL}}}{\text{Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes"}}{\text{I_{CCSRCL}}}{\text{I_{CCSRCL}}}{\text{Changed the Value of "Power supply current in Sleep modes"}}{\text{I_{CCSPLL.}}}{\text{I_{Typ: } 6.5mA}} \rightarrow 8.5 \text{mA} (T_A = +25^{\circ}$\text{C})}{\text{Max: } 15 \text{mA}} \rightarrow 14 \text{mA} (T_A = +105^{\circ}$\text{C})}{\text{I_{CCSRMAIN}}}{\text{Max: } 7mA} \rightarrow 4.5 \text{m A} (T_A = +105^{\circ}$\text{C})}{\text{I_{CCSSUB}}}{\text{I_{CCSSUB}}}{\text{I_{Typ: } 0.08mA}} \rightarrow 0.04 \text{m A} (T_A = +25^{\circ}$\text{C})}$			
Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9µF (Allowance within \pm 20%)" 3. DC Characteristics (1) Current Rating Deleted "(Target value)" from Remarks Added the Value ($T_A = +125^{\circ}C$) Added the Symbol to "Power supply current in Run modes" $\frac{1}{1}CCRCH$, $\frac{1}{1}CRCH$, $\frac{1}{1}C$			
$ \begin{array}{c} Added "3.9 \mu \overline{F} \ (Allowance \ within \pm 20\%)" \\ \hline 3. \ DC \ Characteristics \\ (1) \ Current \ Rating \\ \hline \\ Added \ the \ Value \ (T_A = +125^\circ C) \\ \hline \\ Added \ the \ Value \ (T_A = +125^\circ C) \\ \hline \\ Added \ the \ Value \ (T_A = +125^\circ C) \\ \hline \\ Added \ the \ Value \ (T_A = +125^\circ C) \\ \hline \\ Added \ the \ Value \ (T_A = +125^\circ C) \\ \hline \\ Added \ the \ Value \ of "Power supply current in Run modes" \\ \hline \\ I_{CCRCH} \ I_{CCMAIN}, I_{CCMAIN}, I_{CCSUB} \ in "Power supply current in Run modes" \\ \hline \\ I_{CCPLL} \ Max: 45mA \rightarrow 37mA \ (T_A = +105^\circ C) \\ \hline \\ I_{CCSUB} \ Max: 6mA \rightarrow 3.3mA \ (T_A = +105^\circ C) \\ \hline \\ Added \ the \ Symbol \ to "Power supply current in Sleep modes" \\ \hline \\ I_{CCSRCH} \ I_{CCSRCL} \ I_{CCSRCL} \\ \hline \\ Changed \ the \ Conditions \ of \ I_{CCSMAIN} \ in "Power supply current in Sleep modes" \\ \hline \\ I_{CCSRLI} \ I_{CCSRCL} \ I_{CCSMAIN} \ in "Power supply current in Sleep modes" \\ \hline \\ I_{CCSPLL} \ Typ: 6.5mA \rightarrow 8.5mA \ (T_A = +25^\circ C) \\ \hline \\ Max: 7mA \rightarrow 4.5mA \ (T_A = +105^\circ C) \\ \hline \\ I_{CCSSMIN} \ Max: 7mA \rightarrow 4.5mA \ (T_A = +105^\circ C) \\ \hline \\ I_{CCSSMIN} \ Max: 7mA \rightarrow 4.5mA \ (T_A = +105^\circ C) \\ \hline \\ I_{CCSSUB} \ Typ: 0.08mA \rightarrow 0.04mA \ (T_A = +25^\circ C) \\ \hline \end{array}$			
3. DC Characteristics (1) Current Rating Deleted "(Target value)" from Remarks Added the Value ($T_A = +125^{\circ}C$) Added the Symbol to "Power supply current in Run modes" I_{CCRCH} , I_{CCRCL} Changed the Conditions of I_{CCPLL} , I_{CCMAIN} , I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}C$) I_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}C$) Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH} , I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}C$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}C$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}C$) $I_{CCSSMIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}C$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{mA}$ ($T_A = +25^{\circ}C$)			
(1) Current Rating Added the Value $(T_A = +125^{\circ}C)$ Added the Symbol to "Power supply current in Run modes" I_{CCRCH} , I_{CCRCL} Changed the Conditions of I_{CCPLL} , I_{CCMAIN} , I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}C$) I_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}C$) I_{CCSUB} Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ($T_A = +105^{\circ}C$) Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCL} , I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}C$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}C$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m A}$ ($T_A = +105^{\circ}C$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m A}$ ($T_A = +25^{\circ}C$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m A}$ ($T_A = +25^{\circ}C$)			
Added the Symbol to "Power supply current in Run modes" I_{CCRCH} , I_{CCRCL} Changed the Conditions of I_{CCPLL} , I_{CCMAIN} , I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSUB} Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ($T_A = +105^{\circ}\text{C}$) Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{mA}$ ($T_A = +25^{\circ}\text{C}$)			
I_{CCRCH}, I_{CCRCL} Changed the Conditions of I_{CCPLL} , I_{CCMAIN} , I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSUB} Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ($T_A = +105^{\circ}\text{C}$) Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH} , I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m}$ A ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m}$ A ($T_A = +25^{\circ}\text{C}$)		(1) Current Rating	
Changed the Conditions of I_{CCPLL} , I_{CCMAIN} , I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: $45\text{mA} \rightarrow 37\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCMAIN} Max: $9\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSUB} Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ($T_A = +105^{\circ}\text{C}$) Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCL} , I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{mA}$ ($T_A = +25^{\circ}\text{C}$)			* ***
$\begin{tabular}{l}{\bf "Flash 0 wait" is added} \\ \hline Changed the Value of "Power supply current in Run modes" \\ I_{CCPLL} \\ Max: 45mA \rightarrow 37mA \ (T_A = +105^{\circ}C) \\ I_{CCMAIN} \\ Max: 9mA \rightarrow 8mA \ (T_A = +105^{\circ}C) \\ I_{CCSUB} \\ Max: 6mA \rightarrow 3.3mA \ (T_A = +105^{\circ}C) \\ \hline Added the Symbol to "Power supply current in Sleep modes" \\ I_{CCSRCL}, I_{CCSRCL} \\ \hline Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes" \\ "SMCR:LPMSS=0" is added \\ \hline Changed the Value of "Power supply current in Sleep modes" \\ I_{CCSPLL} \\ Typ: 6.5mA \rightarrow 8.5mA \ (T_A = +25^{\circ}C) \\ Max: 15mA \rightarrow 14mA \ (T_A = +105^{\circ}C) \\ I_{CCSMAIN} \\ Max: 7mA \rightarrow 4.5m \ A \ (T_A = +105^{\circ}C) \\ I_{CCSSUB} \\ Typ: 0.08mA \rightarrow 0.04m \ A \ (T_A = +25^{\circ}C) \\ \hline \end{tabular}$			
Changed the Value of "Power supply current in Run modes" I_{CCPLL} $Max: 45mA \rightarrow 37mA (T_A = +105^{\circ}C)$ I_{CCMAIN} $Max: 9mA \rightarrow 8mA (T_A = +105^{\circ}C)$ I_{CCSUB} $Max: 6mA \rightarrow 3.3mA (T_A = +105^{\circ}C)$ Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCL} , I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5mA \rightarrow 8.5mA (T_A = +25^{\circ}C)$ $Max: 15mA \rightarrow 14mA (T_A = +105^{\circ}C)$ $I_{CCSMAIN}$ $Max: 7mA \rightarrow 4.5m A (T_A = +105^{\circ}C)$ I_{CCSSUB} Typ: $0.08mA \rightarrow 0.04m A (T_A = +25^{\circ}C)$	22		
$I_{CCPLL} \\ Max: 45mA \rightarrow 37mA \ (T_A = +105^{\circ}C) \\ I_{CCMAIN} \\ Max: 9mA \rightarrow 8mA \ (T_A = +105^{\circ}C) \\ I_{CCSUB} \\ Max: 6mA \rightarrow 3.3mA \ (T_A = +105^{\circ}C) \\ Added \ the \ Symbol \ to \ "Power \ supply \ current \ in \ Sleep \ modes" \\ I_{CCSRCH} \ I_{CCSRCL} \\ Changed \ the \ Conditions \ of \ I_{CCSMAIN} \ in \ "Power \ supply \ current \ in \ Sleep \ modes" \\ "SMCR: LPMSS=0" \ is \ added \\ Changed \ the \ Value \ of \ "Power \ supply \ current \ in \ Sleep \ modes" \\ I_{CCSPLL} \ Typ: 6.5mA \rightarrow 8.5mA \ (T_A = +25^{\circ}C) \\ Max: 15mA \rightarrow 14mA \ (T_A = +105^{\circ}C) \\ I_{CCSMAIN} \ Max: 7mA \rightarrow 4.5m \ A \ (T_A = +105^{\circ}C) \\ I_{CCSSUB} \ Typ: 0.08mA \rightarrow 0.04m \ A \ (T_A = +25^{\circ}C)$	32		
$I_{CCMAIN} \\ Max: 9mA \rightarrow 8mA \ (T_A = +105^{\circ}C) \\ I_{CCSUB} \\ Max: 6mA \rightarrow 3.3mA \ (T_A = +105^{\circ}C) \\ I_{CCSRCH}, I_{CCSRCL} \\ \hline \\ Changed the Symbol to "Power supply current in Sleep modes" \\ I_{CCSRCH}, I_{CCSRCL} \\ \hline \\ Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes" \\ "SMCR:LPMSS=0" is added \\ \hline \\ Changed the Value of "Power supply current in Sleep modes" \\ I_{CCSPLL} \\ Typ: 6.5mA \rightarrow 8.5mA \ (T_A = +25^{\circ}C) \\ Max: 15mA \rightarrow 14mA \ (T_A = +105^{\circ}C) \\ I_{CCSMAIN} \\ Max: 7mA \rightarrow 4.5mA \ (T_A = +105^{\circ}C) \\ I_{CCSSUB} \\ Typ: 0.08mA \rightarrow 0.04mA \ (T_A = +25^{\circ}C)$			
I_{CCSUB} $Max: 9mA \rightarrow 8mA (T_A = +105^{\circ}C)$ I_{CCSUB} $Max: 6mA \rightarrow 3.3mA (T_A = +105^{\circ}C)$ $Added the Symbol to "Power supply current in Sleep modes"$ I_{CCSRCH}, I_{CCSRCL} $Changed the Conditions of I_{CCSMAIN} in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: 6.5mA \rightarrow 8.5mA (T_A = +25^{\circ}C) Max: 15mA \rightarrow 14mA (T_A = +105^{\circ}C) I_{CCSMAIN} Max: 7mA \rightarrow 4.5m A (T_A = +105^{\circ}C) I_{CCSSUB} Typ: 0.08mA \rightarrow 0.04m A (T_A = +25^{\circ}C)$			Max: $45\text{mA} \rightarrow 37\text{mA} (T_A = +105^{\circ}\text{C})$
$I_{CCSUB}\\ Max: 6mA \rightarrow 3.3mA\ (T_A = +105^{\circ}C)$ Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH}, I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5mA \rightarrow 8.5mA\ (T_A = +25^{\circ}C)$ Max: $15mA \rightarrow 14mA\ (T_A = +105^{\circ}C)$ $I_{CCSMAIN}$ Max: $7mA \rightarrow 4.5m\ A\ (T_A = +105^{\circ}C)$ I_{CCSSUB} Typ: $0.08mA \rightarrow 0.04m\ A\ (T_A = +25^{\circ}C)$			
$ \begin{array}{c} \text{Max: } 6\text{mA} \rightarrow 3.3\text{mA} \ (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \\ \\ \text{Added the Symbol to "Power supply current in Sleep modes"} \\ \\ I_{\text{CCSRCH}}, I_{\text{CCSRCL}} \\ \\ \text{Changed the Conditions of } I_{\text{CCSMAIN}} \ \text{in "Power supply current} \\ \text{in Sleep modes"} \\ \text{"SMCR:LPMSS=0" is added} \\ \\ \text{Changed the Value of "Power supply current in Sleep modes"} \\ I_{\text{CCSPLL}} \\ \text{Typ: } 6.5\text{mA} \rightarrow 8.5\text{mA} \ (\text{T}_{\text{A}} = +25^{\circ}\text{C}) \\ \text{Max: } 15\text{mA} \rightarrow 14\text{mA} \ (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \\ I_{\text{CCSMAIN}} \\ \text{Max: } 7\text{mA} \rightarrow 4.5\text{m A} \ (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \\ I_{\text{CCSSUB}} \\ \text{Typ: } 0.08\text{mA} \rightarrow 0.04\text{m A} \ (\text{T}_{\text{A}} = +25^{\circ}\text{C}) \\ \end{array} $			-
Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH}, I_{CCSRCL} Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added			
Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m}$ A ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m}$ A ($T_A = +25^{\circ}\text{C}$)			
Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5mA \rightarrow 8.5mA$ ($T_A = +25^{\circ}C$) Max: $15mA \rightarrow 14mA$ ($T_A = +105^{\circ}C$) $I_{CCSMAIN}$ Max: $7mA \rightarrow 4.5m$ A ($T_A = +105^{\circ}C$) I_{CCSSUB} Typ: $0.08mA \rightarrow 0.04m$ A ($T_A = +25^{\circ}C$)			
in Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} $Typ: 6.5mA \rightarrow 8.5mA (T_A = +25^{\circ}C)$ $Max: 15mA \rightarrow 14mA (T_A = +105^{\circ}C)$ $I_{CCSMAIN}$ $Max: 7mA \rightarrow 4.5m A (T_A = +105^{\circ}C)$ I_{CCSSUB} $Typ: 0.08mA \rightarrow 0.04m A (T_A = +25^{\circ}C)$			
"SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} $Typ: 6.5mA \rightarrow 8.5mA (T_A = +25^{\circ}C)$ $Max: 15mA \rightarrow 14mA (T_A = +105^{\circ}C)$ $I_{CCSMAIN}$ $Max: 7mA \rightarrow 4.5m A (T_A = +105^{\circ}C)$ I_{CCSSUB} $Typ: 0.08mA \rightarrow 0.04m A (T_A = +25^{\circ}C)$			
Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max : $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) $I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m}$ A ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m}$ A ($T_A = +25^{\circ}\text{C}$)			=
Typ: $6.5\text{mA} \rightarrow 8.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $15\text{mA} \rightarrow 14\text{mA}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSMAIN} Max: $7\text{mA} \rightarrow 4.5\text{m A}$ ($T_A = +105^{\circ}\text{C}$) I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m A}$ ($T_A = +25^{\circ}\text{C}$)			
$Typ: 6.5\text{mA} \rightarrow 8.5\text{mA} (T_A = +25^{\circ}\text{C})$ $Max: 15\text{mA} \rightarrow 14\text{mA} (T_A = +105^{\circ}\text{C})$ I_{CCSMAIN} $Max: 7\text{mA} \rightarrow 4.5\text{m A} (T_A = +105^{\circ}\text{C})$ I_{CCSSUB} $Typ: 0.08\text{mA} \rightarrow 0.04\text{m A} (T_A = +25^{\circ}\text{C})$	33		I _{CCSPLL}
$I_{CCSMAIN}$ Max: $7\text{mA} \rightarrow 4.5\text{m A} (T_A = +105^{\circ}\text{C})$ I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m A} (T_A = +25^{\circ}\text{C})$			1 · -
$\begin{aligned} \text{Max: } 7\text{mA} &\rightarrow 4.5\text{m A (T}_{\text{A}} = +105^{\circ}\text{C}) \\ \text{I}_{\text{CCSSUB}} \\ \text{Typ: } 0.08\text{mA} &\rightarrow 0.04\text{m A (T}_{\text{A}} = +25^{\circ}\text{C}) \end{aligned}$			
I_{CCSSUB} Typ: $0.08\text{mA} \rightarrow 0.04\text{m A} (T_A = +25^{\circ}\text{C})$			
Typ: $0.08\text{mA} \to 0.04\text{m A} (T_A = +25^{\circ}\text{C})$			
			1 · -


Page	Section	Change Results
	3. DC Characteristics	Added the Symbol to "Power supply current in Timer modes"
	(1) Current Rating	I _{CCTPLL}
		Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} , I _{CCTRCL} in "Power
		supply current in Timer modes" "SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Timer modes"
		I _{CCTMAIN}
		Max: $355\mu A \rightarrow 330\mu A (T_A = +25^{\circ}C)$
		Max: $1300\mu A \rightarrow 1195\mu A (T_A = +105^{\circ}C)$
34		I_{CCTRCH}
		Max: $245\mu A \rightarrow 215\mu A (T_A = +25^{\circ}C)$
		Max: $1215\mu A \rightarrow 1095\mu A (T_A = +105^{\circ}C)$
		I _{CCTRCL}
		Max: $100\mu A \to 75\mu A (T_A = +25^{\circ}C)$
		Max: $1010\mu A \rightarrow 905\mu A (T_A = +105^{\circ}C)$
		I _{CCTSUB}
		Max: $90\mu A \rightarrow 65\mu A (T_A = +25^{\circ}C)$
		Max: $985\mu A \rightarrow 885\mu A (T_A = +105^{\circ}C)$
		Changed the Value of "Power supply current in Stop modes"
		I _{CCH}
		Max: $90\mu A \rightarrow 60\mu A (T_A = +25^{\circ}C)$
		Max: $985\mu A \rightarrow 880\mu A (T_A = +105^{\circ}C)$
		Added the Symbol
		I _{CCFLASHPD}
		Changed the Value and condition of "Power supply current for
		active Low Voltage detector"
35		I _{CCLVD}
		Typ: 5μA, Max: 15μA, Remarks: nothing →
		Typ: 5μ A, Max: -, Remarks: $T_A = +25$ °C
		Typ: -, Max: 12.5 μ A, Remarks: $T_A = +125^{\circ}$ C
		Changed the condition of "Flash Write/Erase current"
		I _{CCFLASH}
		Typ: 12.5mA, Max: 20mA, Remarks: nothing
		\rightarrow
		Typ: 12.5mA, Max: -, Remarks: $T_A = +25^{\circ}C$
		Typ: -, Max: 20mA, Remarks: $T_A = +125^{\circ}C$
27	3. DC Characteristics	Added the Symbol for DEBUG I/F pin
37	(2) Pin Characteristics	V_{OLD}


Page	Section	Change Results
rage	3. DC Characteristics	Changed the Pin name of "Input capacitance"
	(2) Pin Characteristics	Other than
	(2) The Characteristics	Vcc,
		Vss,
		AVcc,
		AVss,
		AVRH
		AVRL
		\rightarrow
37		Other than
		С,
		Vcc,
		Vss,
		AVcc,
		AVss,
		AVRH,
		AVRL
		Deleted the annotation
		"I _{OH} and I _{OL} are target value."
	4. AC Characteristics	Changed MAX frequency for f FCI in all conditions
	(1) Main Clock Input	16→8
	Characteristics	Changed MIN frequency for t _{CYLH} 62.5→125
38		Changed MIN, MAX and Unit for PWH, PWL
36		MIN: 30-55
		MAX: 70→-
		Unit: %→ns
		Added the figure (t _{CYLH}) when using the external clock
20	(2) Sub Clock Input	Added the figure (t _{CYLL}) when using the crystal oscillator clock
39	Characteristics	Added the figure (t _{CYLL}) when using the external clock
40	(3) Built-in RC Oscillation	Added "RC clock stabilization time"
	Characteristics	Changed the Value of "DIT in mot also define and also
	4. AC Characteristics (5) Operating Conditions of DLI	Changed the Value of "PLL input clock frequency" Max: 16MHz → 8MHz
	(5) Operating Conditions of PLL	
		Changed the Symbol of "PLL macro oscillation clock
41		frequency" $f_{PLLO} \rightarrow f_{CLKVCO}$
		Added Remarks to "PLL macro oscillation clock frequency"
		Added "PLL phase jitter" and the figure
	(6) Reset Input	<u> </u>
	. ,	Added the figure for reset input time (t _{RSTL})
	(8) USART Timing	Changed the condition (Veg = A Veg = 2.7V to 5.5V, Veg = A Veg = 0V, Tr = 40°C to
		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C)$
		+ 103 C) →
		$\overrightarrow{V}_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to}$
43		+ 125°C, C _L =50pF)
		Changed the HARDWARE MANUAL
		"MB96640 series HARDWARE MANUAL"
		\rightarrow
		"MB96600 series HARDWARE MANUAL"
44		Changed the figure for "Internal shift clock mode"
	5. A/D Converter	Added "Analog impedance"
47	(1) Electrical Characteristics for	Added "Variation between channels"
	the A/D Converter	Added the annotation

64

Page	Section	Change Results
	5. A/D Converter	Changed the Description and the figure
	(3) Definition of A/D Converter	"Linearity" → "Nonlinearity"
	Terms	"Differential linearity error"
		\rightarrow
		"Differential nonlinearity error"
		Changed the Description
		Linearity error:
		Deviation of the line between the zero-transition point
		(0b0000000000000000000000000001) and the full-scale
49		transition point (0b1111111110 $\leftarrow \rightarrow 0$ b1111111111) from the
7		actual conversion characteristics.
		\rightarrow
		Nonlinearity error:
		Deviation of the actual conversion characteristics from a
		straight line that connects the zero transition point
		$(0b00000000000 \longleftrightarrow 0b000000001)$ to the full-scale
		transition point (0b11111111110 \longleftrightarrow 0b1111111111).
		Added the Description
		"Zero transition voltage"
	C. I. W.L. D. C.	"Full scale transition voltage"
	6. Low Voltage Detection Characteristics	Added the Value of "Power supply voltage change rate"
	Characteristics	Max: +0.004 V/μs
51		Added "Hysteresis width" (V _{HYS}) Added "Stabilization time" (T _{LVDSTAB})
31		Added "Detection delay time" (t _d)
		Deleted the Remarks
		Added the annotation *1/*2
		Added the figure for "Hysteresis width"
52		Added the figure for "Stabilization time"
	7. Flash Memory Write/Erase	Changed the Value of "Sector erase time"
	Characteristics	Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		\rightarrow
		"Word (16-bit) write time"
52		Changed the Value of "Chip erase time"
53		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		\rightarrow
		Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and
		data hold time"
54 to 56	■EXAMPLE	Added section
2.1030	CHARACTERISTICS	1.4404 5564011







FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

http://us.fujitsu.com/micro/

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sq.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department