### 16-bit Proprietary Microcontroller

# F<sup>2</sup>MC-16FX MB966C0 Series

## MB96F6C5R/A, MB96F6C6R

### **■ DESCRIPTION**

MB966C0 series is based on FUJITSU's advanced  $F^2MC-16FX$  architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established  $F^2MC-16LX$  family thus allowing for easy migration of  $F^2MC-16LX$  Software to the new  $F^2MC-16FX$  products.  $F^2MC-16FX$  product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



### **■ FEATURES**

### Technology

0.18µm CMOS

### • CPU

- F<sup>2</sup>MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction queue
- Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

### System clock

- $\bullet$  On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)

### On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

### • Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

### Code Security

Protects Flash Memory content from unintended read-out

### DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

### Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

### CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbps
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

### • USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol with 16-byte FIFO for selected channels to reduce interrupt load

### • I<sup>2</sup>C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

### A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan Disable Function
- ADC Pulse Detection Function

### Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

### Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

### Reload Timers

- 16-bit wide
- Prescaler with  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$  of peripheral clock frequency
- Event count function

### • Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1,  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$ ,  $1/2^7$ ,  $1/2^8$  of peripheral clock frequency

### Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

### Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with Free-running Timer occurs
- A pair of compare registers can be used to generate an output signal

### Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 × 8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture
- Start delay

### Quadrature Position/Revolution Counter (QPRC)

- Up/down count mode, Phase difference count mode, Count mode with direction
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers with interrupt
- Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

### LCD Controller

- LCD controller with up to 4COM × 44SEG
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

#### Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

#### Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

### External Interrupts

- Edge or Level sensitive
- Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

### Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

### • I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor
- Some pins offer high current output capability for LED driving.

### • Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
  - Hardware break: 6 points (shared with code event)
  - Software break: 4096 points
- Event function
  - Code event: 6 points (shared with hardware break)
  - Data event: 6 points
  - Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

### • Flash Memory


- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase or write

### ■ PRODUCT LINEUP


Features		MB966C0	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
128.5KB + 32KB	8KB	MB96F6C5R, MB96F6C5A	Product Options R: MCU with CAN
256.5KB + 32KB	16KB	MB96F6C6R	A: MCU without CAN
Package		LQFP-120 FPT-120P-M21	
DMA		4ch	
USART		5ch	LIN-USART 0 to 2/4/5
with automatic LIN-F transmission/receptio with 16 byte RX- and TX-FIFO	n	2ch	LIN-USART 0/1
$I^2C$		1ch	$I^2C 0$
8/10-bit A/D Converter		32ch	AN 0 to 31
with Data Buffer		No	
with Range Comparat	or	Yes	
with Scan Disable		Yes	
with ADC Pulse Dete	ction	Yes	
16-bit Reload Timer (RLT)		5ch	RLT 0 to 3/6
16-bit Free-Running Timer (FRT	')	2ch	FRT 0/1
16-bit Input Capture Unit (ICU)	,	8ch (5 channels for LIN-USART)	ICU 0 to 7 (ICU 0/1/4 to 6 for LIN-USART)
16-bit Output Compare Unit (OCU)		4ch	OCU 0 to 3
8/16-bit Programmable Pulse Ge (PPG)		12ch (16-bit) / 24ch (8-bit)	PPG 0 to 7/12 to 15
with Timing point cap	oture	Yes	
with Start delay		Yes	
with Ramp		No	
Quadrature Position/Revolution (QPRC)	Counter	2ch	QPRC 0/1
CAN Interface		1ch	CAN 0 32 Message Buffers
External Interrupts (INT)		16ch	INT 0 to 15
Non-Maskable Interrupt (NMI)		1ch	
Sound Generator (SG)		2ch	SG 0/1
LCD Controller		4COM × 44SEG	COM 0 to 3 SEG 0 to 4/7 to 45
Real Time Clock (RTC)		1ch	223000 1110015
I/O Ports		97 (Dual clock mode) 99 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch	
Clock Output Function		2ch	
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer		Yes	
On-chip RC-oscillator		Yes	
On-chip Debugger		Yes	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.

### **■ BLOCK DIAGRAM**



### ■ PIN ASSIGNMENT



### ■ PIN DESCRIPTION

Pin DESCR	Feature	Description	
ADTG	ADC	A/D converter trigger input pin	
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVRL	ADC	A/D converter low reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin	
COMn	LCD	LCD Common driver pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INn_R	ICU	Relocated Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI	External Interrupt	Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin	
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin	
SEGn	LCD	LCD Segment driver pin	
SGAn	Sound Generator	Sound Generator amplitude output pin	
SGAn_R	Sound Generator	Relocated Sound Generator amplitude output pin	
SGOn	Sound Generator	Sound Generator sound/tone output pin	
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	

Pin name	Feature	Description
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin

### ■ PIN CIRCUIT TYPE


Pin no.	I/O circuit type*	Pin name
1	Supply	Vss
2	F	C
3	P	P03_7 / INT1 / SIN1 / SEG40
4	J	P13_0 / INT2 / SOT1 / SEG41
5	P	P13_1 / INT3 / SCK1 / SEG42
6	J	P13_2 / PPG0 / TIN0 / FRCK1 / SEG43
7	J	P13_3 / PPG1 / TOT0 / WOT / SEG44
8	P	P13_4 / SIN0 / INT6 / SEG45
9	Н	P13_5 / SOT0 / ADTG / INT7
10	M	P13_6 / SCK0 / CKOTX0
11	Н	P13_7 / PPG2 / CKOT0
12	N	P04_4 / PPG3 / SDA0
13	N	P04_5 / PPG4 / SCL0
14	I	P06_0 / AN0 / IN2_R / SCK5
15	K	P06_1 / AN1 / IN3_R / SOT5
16	I	P06_2 / AN2 / INT5 / SIN5
17	K	P06_3 / AN3 / FRCK0
18	K	P06_4 / AN4 / IN0 / TTG0 / TTG4
19	K	P06_5 / AN5 / IN1 / TTG1 / TTG5
20	K	P06_6 / AN6 / TIN1 / IN4_R
21	K	P06_7 / AN7 / TOT1 / IN5_R
22	Supply	AVcc
23	G	AVRH
24	G	AVRL
25	Supply	AVss
26	K	P05_0 / AN8
27	K	P05_1 / AN9
28	K	P05_2 / AN10 / OUT2 / SGO1
29	K	P05_3 / AN11 / OUT3 / SGA1
30	Supply	Vcc
31	Supply	Vss
32	K	P05_4 / AN12 / INT2_R / WOT_R
33	K	P05_5 / AN13
34	K	P05_6 / AN14 / TIN2 / SGO1_R
35	K	P05_7 / AN15 / TOT2 / SGA1_R
36	V	P08_0 / AN16
37	V	P08_1 / AN17
38	V	P08_2 / AN18
39	V	P08_3 / AN19
40	V	P08_4 / AN20


Pin no.	I/O circuit type*	Pin name
41	Н	P17_1 / PPG12_R
42	Н	P17_2 / PPG13_R
43	V	P08_5 / AN21
44	V	P08_6 / AN22 / PPG6_B
45	V	P08_7 / AN23 / PPG7_B
46	V	P09_0 / AN24
47	V	P09_1 / AN25
48	V	P09_2 / AN26
49	V	P09_3 / AN27
50	Y	P09_4 / PPG12
51	Y	P09_5 / PPG13
52	Y	P09_6 / PPG14
53	Supply	Vcc
54	Supply	Vss
55	Y	P09_7 / PPG15
56	W	P10_0 / SIN2 / TIN3 / INT11 / AN28
57	V	P10_1 / SOT2 / TOT3 / AN29
58	W	P10_2 / SCK2 / PPG6 / AN30
59	V	P10_3 / PPG7 / AN31
60	Supply	Vcc
61	Supply	Vss
62	0	DEBUG I/F
63	Н	P17_0
64	С	MD
65	A	X0
66	A	X1
67	Supply	Vss
68	В	P04_0 / X0A
69	В	P04_1 / X1A
70	С	RSTX
71	J	P11_0 / COM0
72	J	P11_1 / COM1 / PPG0_R
73	J	P11_2 / COM2 / PPG1_R
74	J	P11_3 / COM3 / PPG2_R
75	J	P11_4 / SEG0 / PPG3_R
76	J	P11_5 / SEG1 / PPG4_R
77	J	P11_6 / SEG2 / FRCK0_R / ZIN1
78	J	P11_7 / SEG3 / IN0_R / AIN1
79	J	P12_0 / SEG4 / IN1_R / BIN1
80	Н	P12_1 / TIN1_R / PPG0_B

Pin no.	I/O circuit type*	Pin name
81	Н	P12_2 / TOT1_R / PPG1_B
82	J	P12_3 / SEG7 / OUT2_R
83	J	P12_4 / SEG8 / OUT3_R
84	J	P12_5 / SEG9 / TIN2_R / PPG2_B
85	J	P12_6 / SEG10 / TOT2_R / PPG3_B
86	J	P12_7 / SEG11 / INT1_R
87	J	P00_0 / SEG12 / INT3_R
88	J	P00_1 / SEG13 / INT4_R
89	J	P00_2 / SEG14 / INT5_R
90	Supply	Vcc
91	Supply	Vss
92	J	P00_3 / SEG15 / INT6_R
93	J	P00_4 / SEG16 / INT7_R
94	J	P00_5 / SEG17 / IN6 / TTG2 / TTG6
95	J	P00_6 / SEG18 / IN7 / TTG3 / TTG7
96	J	P00_7 / SEG19 / SGO0 / INT14
97	J	P01_0 / SEG20 / SGA0
98	J	P01_1 / SEG21 / CKOT1 / OUT0
99	J	P01_2 / SEG22 / CKOTX1 / OUT1 / INT15
100	J	P01_3 / SEG23 / PPG5
101	P	P01_4 / SEG24 / SIN4 / INT8
102	J	P01_5 / SEG25 / SOT4
103	P	P01_6 / SEG26 / SCK4 / TTG12
104	J	P01_7 / SEG27 / CKOTX1_R / INT9 / TTG13 / ZIN0
105	J	P02_0 / SEG28 / CKOT1_R / INT10 / TTG14 / AIN0
106	J	P02_1 / SEG29 / IN6_R / TTG15
107	J	P02_2 / SEG30 / IN7_R / CKOT0_R / INT12 / BIN0
108	J	P02_3 / SEG31 / SGO0_R / PPG12_B
109	J	P02_4 / SEG32 / SGA0_R / PPG13_B
110	P	P02_5 / SEG33 / OUT0_R / INT13 / SIN5_R
111	J	P02_6 / SEG34 / OUT1_R
112	J	P02_7 / SEG35 / PPG5_R
113	L	P03_0 / V0 / SEG36 / PPG4_B
114	L	P03_1 / V1 / SEG37 / PPG5_B
115	L	P03_2 / V2 / SEG38 / PPG14_B / SOT5_R
116	Q	P03_3 / V3 / SEG39 / PPG15_B / SCK5_R
117	M	P03_4 / RX0 / INT4
118	Н	P03_5 / TX0
119	Н	P03_6 / INT0 / NMI
120	Supply	Vcc


<sup>\*:</sup> See "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.

### ■ I/O CIRCUIT TYPE






Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	<ul> <li>A/D converter ref+ (AVRH)/ ref- (AVRL) power supply input pin with protection circuit</li> <li>Without protection circuit against V<sub>CC</sub> for pins AVRH/AVRL</li> </ul>
Н	Pull-up control P-ch P-ch Pout N-ch Nout Automotive input	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
I	Pull-up control P-ch Pout Nout Nout Hysteresis input for input shutdown Analog input	CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
M	Pull-up control P-ch P-ch Pout Nout Nout Standby control for input shutdown	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
N	Pull-up control  Pout  Nout*  Hysteresis input  Standby control for input shutdown	<ul> <li>CMOS level output         (I<sub>OL</sub> = 3mA, I<sub>OH</sub> = -3mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>*: N-channel transistor has slew rate control according to I<sup>2</sup>C spec, irrespective of usage.</li> </ul>
O	Standby control TTL input	<ul> <li>Open-drain I/O</li> <li>Output 25mA, Vcc = 2.7V</li> <li>TTL input</li> </ul>



Туре	Circuit	Remarks
W	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$ , $I_{OH} = -4mA$ and $I_{OL} = 20mA$ , $I_{OH} = -20mA$ )
	P-ch P-ch Pout	<ul><li>CMOS hysteresis input with input shutdown function</li><li>Programmable pull-up</li></ul>
	N-ch Nout	resistor • Analog input
	Standby control for input shutdown	
	Analog input	
Y	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$ , $I_{OH} = -4mA$ and $I_{OL} = 20mA$ , $I_{OH} = -20mA$ )
	P-ch P-ch Pout	<ul><li>Automotive input with input shutdown function</li><li>Programmable pull-up resistor</li></ul>
	N-ch Nout	
	Standby control Automotive input for input shutdown	

20

### **■ MEMORY MAP**

FF:FFFF <sub>H</sub> DE:0000 <sub>H</sub>	USER ROM*1
DD:FFFF <sub>H</sub>	Reserved
0F:C000 <sub>H</sub>	Boot-ROM
0E:9000 <sub>H</sub>	Peripheral
01:0000 <sub>Н</sub>	Reserved
	ROM/RAM
00:8000 <sub>H</sub>	MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 <sub>H</sub>	Reserved
00:0380 <sub>H</sub>	Peripheral
00:0180 <sub>H</sub>	GPR*3
00:0100 <sub>H</sub>	DMA
00:00F0 <sub>H</sub>	Reserved
00:0000 <sub>H</sub>	Peripheral
00:00F0 <sub>H</sub>	Reserved

<sup>\*1:</sup> For details about USER ROM area, see "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

<sup>\*2:</sup> For RAMSTART addresses, see the table on the next page.

<sup>\*3:</sup> Unused GPR banks can be used as RAM area. GPR: General-Purpose Register

### ■ RAMSTART ADDRESSES

22

Devices	Bank 0 RAM size	RAMSTART0
MB96F6C5	8KB	00:6200 <sub>H</sub>
MB96F6C6	16KB	00:4200 <sub>H</sub>

### ■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F6C5	MB96F6C6	
CPU mode address	Flash memory mode address	Flash size 128.5KB + 32KB	Flash size 256.5KB + 32KB	
FF:FFFF <sub>H</sub> FF:0000 <sub>H</sub>	3F:FFFF <sub>H</sub> 3F:0000 <sub>H</sub>	SA39 - 64KB	SA39 - 64KB	
FE:FFFF <sub>H</sub> FE:0000 <sub>H</sub>	3E:FFFF <sub>H</sub> 3E:0000 <sub>H</sub>	SA38 - 64KB	SA38 - 64KB	Donk A of Floor
FD:FFFF <sub>H</sub> FD:0000 <sub>H</sub>	3D:FFFF <sub>H</sub> 3D:0000 <sub>H</sub>		SA37 - 64KB	Bank A of Flash
FC:FFFF <sub>H</sub> FC:0000 <sub>H</sub>	3C:FFFF <sub>H</sub> 3C:0000 <sub>H</sub>		SA36 - 64KB	
DF:A000 <sub>H</sub>	1F:9FFF <sub>H</sub>	Reserved SA4 - 8KB	Reserved SA4 - 8KB	
DF:8000 <sub>H</sub>	1F:8000 <sub>H</sub> 1F:7FFF <sub>H</sub>			
DF:7FFF <sub>H</sub>	15,6000	SA3 - 8KB	SA3 - 8KB	Bank B of Flash
DF:6000 <sub>H</sub>	1F:6000 <sub>H</sub>			
	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub>	SA2 - 8KB	SA2 - 8KB	
DF:6000 <sub>H</sub> DF:5FFF <sub>H</sub>	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub> 1F:3FFF <sub>H</sub>	SA2 - 8KB SA1 - 8KB	SA2 - 8KB SA1 - 8KB	
DF:6000 <sub>H</sub> DF:5FFF <sub>H</sub> DF:4000 <sub>H</sub> DF:3FFF <sub>H</sub>	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub>			Bank A of Flash

<sup>\*:</sup> Physical address area of SAS-512B is from DF:0000 $_{\rm H}$  to DF:01FF $_{\rm H}$ . Others (from DF:0200 $_{\rm H}$  to DF:1FFF $_{\rm H}$ ) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$  -DF:01FF $_{\rm H}$ . SAS can not be used for E $^2$ PROM emulation.

### ■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB966C0						
Pin Number	Normal Function					
8		SIN0				
9	USART0	SOT0				
10		SCK0				
3		SIN1				
4	USART1	SOT1				
5		SCK1				
56		SIN2				
57	USART2	SOT2				
58		SCK2				
101		SIN4				
102	USART4	SOT4				
103		SCK4				

### ■ INTERRUPT VECTOR TABLE

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
0	3FC <sub>H</sub>	CALLV0	No	-	CALLV instruction	
1	3F8 <sub>H</sub>	CALLV1	No	-	CALLV instruction	
2	3F4 <sub>H</sub>	CALLV2	No	-	CALLV instruction	
3	3F0 <sub>H</sub>	CALLV3	No	-	CALLV instruction	
4	3EC <sub>H</sub>	CALLV4	No	-	CALLV instruction	
5	3E8 <sub>H</sub>	CALLV5	No	-	CALLV instruction	
6	3E4 <sub>H</sub>	CALLV6	No	-	CALLV instruction	
7	3E0 <sub>H</sub>	CALLV7	No	-	CALLV instruction	
8	3DC <sub>H</sub>	RESET	No	-	Reset vector	
9	3D8 <sub>H</sub>	INT9	No	-	INT9 instruction	
10	3D4 <sub>H</sub>	EXCEPTION	No	-	Undefined instruction execution	
11	$3D0_{H}$	NMI	No	-	Non-Maskable Interrupt	
12	3CC <sub>H</sub>	DLY	No	12	Delayed Interrupt	
13	3C8 <sub>H</sub>	RC_TIMER	No	13	RC Clock Timer	
14	3C4 <sub>H</sub>	MC_TIMER	No	14	Main Clock Timer	
15	3C0 <sub>H</sub>	SC_TIMER	No	15	Sub Clock Timer	
16	3BC <sub>H</sub>	LVDI	No	16	Low Voltage Detector	
17	3B8 <sub>H</sub>	EXTINT0	Yes	17	External Interrupt 0	
18	3B4 <sub>H</sub>	EXTINT1	Yes	18	External Interrupt 1	
19	3B0 <sub>H</sub>	EXTINT2	Yes	19	External Interrupt 2	
20	3AC <sub>H</sub>	EXTINT3	Yes	20	External Interrupt 3	
21	3A8 <sub>H</sub>	EXTINT4	Yes	21	External Interrupt 4	
22	3A4 <sub>H</sub>	EXTINT5	Yes	22	External Interrupt 5	
23	3A0 <sub>H</sub>	EXTINT6	Yes	23	External Interrupt 6	
24	39C <sub>H</sub>	EXTINT7	Yes	24	External Interrupt 7	
25	398 <sub>H</sub>	EXTINT8	Yes	25	External Interrupt 8	
26	394 <sub>H</sub>	EXTINT9	Yes	26	External Interrupt 9	
27	390 <sub>H</sub>	EXTINT10	Yes	27	External Interrupt 10	
28	38C <sub>H</sub>	EXTINT11	Yes	28	External Interrupt 11	
29	388 <sub>H</sub>	EXTINT12	Yes	29	External Interrupt 12	
30	384 <sub>H</sub>	EXTINT13	Yes	30	External Interrupt 13	
31	380 <sub>H</sub>	EXTINT14	Yes	31	External Interrupt 14	
32	37C <sub>H</sub>	EXTINT15	Yes	32	External Interrupt 15	
33	378 <sub>H</sub>	CAN0	No	33	CAN Controller 0	
34	374 <sub>H</sub>	-	-	34	Reserved	
35	370 <sub>H</sub>	-	_	35	Reserved	
36	36C <sub>H</sub>	-	-	26 7 1		
37	368 <sub>H</sub>	-	_	37	Reserved	
38	364 <sub>H</sub>	PPG0	Yes	38	Programmable Pulse Generator 0	
39	360 <sub>H</sub>	PPG1	Yes	39	Programmable Pulse Generator 1	
40	35C <sub>H</sub>	PPG2	Yes	40	Programmable Pulse Generator 2	

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
41	$358_{\rm H}$	PPG3	Yes	41	Programmable Pulse Generator 3	
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4	
43	350 <sub>H</sub>	PPG5	Yes	43	Programmable Pulse Generator 5	
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6	
45	$348_{\rm H}$	PPG7	Yes	45	Programmable Pulse Generator 7	
46	$344_{\rm H}$	-	-	46	Reserved	
47	$340_{\rm H}$	-	-	47	Reserved	
48	33C <sub>H</sub>	-	-	48	Reserved	
49	$338_{\rm H}$	-	-	49	Reserved	
50	334 <sub>H</sub>	PPG12	Yes	50	Programmable Pulse Generator 12	
51	$330_{\rm H}$	PPG13	Yes	51	Programmable Pulse Generator 13	
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14	
53	328 <sub>H</sub>	PPG15	Yes	53	Programmable Pulse Generator 15	
54	324 <sub>H</sub>	-	-	54	Reserved	
55	$320_{\rm H}$	-	-	55	Reserved	
56	31C <sub>H</sub>	-	-	56	Reserved	
57	318 <sub>H</sub>	-	-	57	Reserved	
58	314 <sub>H</sub>	RLT0	Yes	58	Reload Timer 0	
59	$310_{\rm H}$	RLT1	Yes	59	Reload Timer 1	
60	30C <sub>H</sub>	RLT2	Yes	60	Reload Timer 2	
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3	
62	304 <sub>H</sub>	-	-	62	Reserved	
63	$300_{\rm H}$	-	-	63	Reserved	
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6	
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0	
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1	
67	$2F0_{H}$	ICU2	Yes	67	Input Capture Unit 2	
68	2EC <sub>H</sub>	ICU3	Yes	68	Input Capture Unit 3	
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4	
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5	
71	2E0 <sub>H</sub>	ICU6	Yes	71	Input Capture Unit 6	
72	2DC <sub>H</sub>	ICU7	Yes	72	Input Capture Unit 7	
73	$2D8_{H}$	-	-	73	Reserved	
74	$2D4_{H}$	-	-	74	Reserved	
75	$2D0_{H}$	-	-	75	Reserved	
76	$2CC_H$	-	-	76	Reserved	
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0	
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1	
79	$2C0_{H}$	OCU2	Yes	79	Output Compare Unit 2	
80	2BC <sub>H</sub>	OCU3	Yes	80	Output Compare Unit 3	

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	$2B8_{H}$	-	-	81	Reserved
82	$2B4_{H}$	-	-	82	Reserved
83	$2B0_{H}$	-	-	83	Reserved
84	2AC <sub>H</sub>	-	-	84	Reserved
85	2A8 <sub>H</sub>	-	-	85	Reserved
86	$2A4_{H}$	-	-	86	Reserved
87	$2A0_{H}$	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298 <sub>H</sub>	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290 <sub>H</sub>	-	-	91	Reserved
92	28C <sub>H</sub>	-	-	92	Reserved
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	SG0	No	95	Sound Generator 0
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	-	-	97	Reserved
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	LINR0	Yes	101	LIN USART 0 RX
102	264 <sub>H</sub>	LINT0	Yes	102	LIN USART 0 TX
103	$260_{\rm H}$	LINR1	Yes	103	LIN USART 1 RX
104	25C <sub>H</sub>	LINT1	Yes	104	LIN USART 1 TX
105	258 <sub>H</sub>	LINR2	Yes	105	LIN USART 2 RX
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX
107	$250_{\mathrm{H}}$	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248 <sub>H</sub>	LINR4	Yes	109	LIN USART 4 RX
110	244 <sub>H</sub>	LINT4	Yes	110	LIN USART 4 TX
111	$240_{H}$	LINR5	Yes	111	LIN USART 5 RX
112	23C <sub>H</sub>	LINT5	Yes	112	LIN USART 5 TX
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	$230_{H}$	-	-	115	Reserved
116	22C <sub>H</sub>	-	-	116	Reserved
117	228 <sub>H</sub>	-	-	117	Reserved
118	224 <sub>H</sub>	-	-	118	Reserved
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
121	218 <sub>H</sub>	SG1	No	121	Sound Generator 1	
122	214 <sub>H</sub>	-	-	122	Reserved	
123	$210_{\rm H}$	-	-	123	Reserved	
124	20C <sub>H</sub>	-	-	124	Reserved	
125	208 <sub>H</sub>	-	-	125	Reserved	
126	204 <sub>H</sub>	-	-	126	Reserved	
127	$200_{\rm H}$	-	-	127	Reserved	
128	1FC <sub>H</sub>	-	-	128	Reserved	
129	1F8 <sub>H</sub>	-	-	129	Reserved	
130	1F4 <sub>H</sub>	-	-	130	Reserved	
131	1F0 <sub>H</sub>	-	-	131	Reserved	
132	1EC <sub>H</sub>	-	-	132	Reserved	
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt	
134	1E4 <sub>H</sub>	-	-	134	Reserved	
135	1E0 <sub>H</sub>	-	-	135	Reserved	
136	1DC <sub>H</sub>	-	-	136	Reserved	
137	1D8 <sub>H</sub>	QPRC0	Yes	137	Quad Position/Revolution counter 0	
138	1D4 <sub>H</sub>	QPRC1	Yes	138	Quad Position/Revolution counter 1	
139	$1D0_{H}$	ADCRC0	No	139	A/D Converter 0 - Range Comparator	
140	1CC <sub>H</sub>	ADCPD0	No	140	A/D Converter 0 - Pulse detection	
141	1C8 <sub>H</sub>	-	-	141	Reserved	
142	1C4 <sub>H</sub>	-	-	142	Reserved	
143	1C0 <sub>H</sub>	-	-	143	Reserved	

Code: DS00-00004-1Ea

### **■ HANDLING PRECAUTIONS**

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

### · Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### · Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

### · Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### · Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

### Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### · Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

### · Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

### (1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

### (2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

### (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

### (4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

#### (5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

### HANDLING DEVICES

### Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

#### 1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{\text{CC}}$  or lower than  $V_{\text{SS}}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage ( $AV_{CC}$ , AVRH) exceed the digital power-supply voltage.

### 2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

#### 3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

### (1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




### (2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04\_0 pin must be driven. X1A/P04\_1 pin can be configured as GPIO.

### (3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



### 4. Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

### 5. Power supply pins (Vcc/Vss)

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance. The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1\mu F$  between Vcc and Vss pins as close as possible to Vcc and Vss pins.

### 6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

### 7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV<sub>CC</sub>, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply ( $V_{CC}$ ) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$ . Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

#### 8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = AVRL = V_{SS}$ .

#### 9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than  $50\mu s$  from 0.2V to 2.7V.

### 10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

### 11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

### 12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

				iting		
Parameter	Symbol	Condition	Min Max		Unit	Remarks
Power supply voltage*1	$V_{CC}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	
Analog power supply voltage*1	$AV_{CC}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH, AVRL	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$\begin{aligned} &AV_{CC}{\geq} \ AVRH, \\ &AV_{CC}{\geq} \ AVRL, \\ &AVRH > AVRL, \\ &AVRL {\geq} \ AV_{SS} \end{aligned}$
LCD power supply voltage*1	V0 to V3	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	V0 to V3 must not exceed $V_{CC}$
Input voltage*1	$V_{\rm I}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_{\rm I} \le V_{\rm CC} + 0.3 V^{*3}$
Output voltage*1	$V_{O}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_{\rm O} \le V_{\rm CC} + 0.3 V^{*3}$
Maximum Clamp Current	$I_{CLAMP}$	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	$\Sigma  I_{\text{CLAMP}} $	-	-	32	mA	Applicable to general purpose I/O pins *4
"L" level maximum	$I_{OL}$	-	-	15	mA	Normal port
output current	$I_{OLHCO}$	-	-	20	mA	High current port
"L" level average	$I_{OLAV}$	-	-	4	mA	Normal port
output current	I <sub>OLAVHCO</sub>	-	-	15	mA	High current port
"L" level maximum overall output	$\Sigma I_{OL}$	-	-	80	mA	Normal port
current	$\Sigma I_{OLHCO}$	-	-	150	mA	High current port
"L" level average overall output	$\Sigma I_{OLAV}$	-	-	40	mA	Normal port
current	$\Sigma I_{OLAVHCO}$	-	-	100	mA	High current port
"H" level maximum	$I_{OH}$	-	-	-15	mA	Normal port
output current	I <sub>OHHCO</sub>	-	-	-20	mA	High current port
"H" level average	$I_{OHAV}$	-	-	-4	mA	Normal port
output current	I <sub>OHAVHCO</sub>	-	-	-15	mA	High current port
"H" level maximum overall output	$\Sigma I_{OH}$	-	-	-80	mA	Normal port
current	$\Sigma I_{OHHCO}$	-	-	-150	mA	High current port
"H" level average	$\Sigma I_{OHAV}$	-	-	-40	mA	Normal port
overall output current	$\Sigma I_{OHAVHCO}$	-	-	-100	mA	High current port
Power consumption*5	$P_D$	$T_A = +125$ °C	-	446 <sup>*6</sup>	mW	
Operating ambient temperature	$T_A$	-	-40	+125*7	°C	
Storage temperature	$T_{STG}$	-	-55	+150	°C	


<sup>\*1:</sup> This parameter is based on  $V_{SS} = AV_{SS} = 0V$ .

<sup>\*2:</sup>  $AV_{CC}$  and  $V_{CC}$  must be set to the same voltage. It is required that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.

<sup>\*3:</sup>  $V_I$  and  $V_O$  should not exceed  $V_{CC}$  + 0.3V.  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/Output voltages of general I/O ports depend on  $V_{CC}$ .

- \*4: Applicable to all general purpose I/O pins (Pnn\_m).
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
    potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may
    affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
    resulting supply voltage may not be sufficient to operate the Power reset.
  - The DEBUG I/F pin has only a protective diode against V<sub>SS</sub>. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



\*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D \equiv P_{IO} + P_{INT}$$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$  (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 $I_A$  is the analog current consumption into  $AV_{CC}$ .

\*6: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.

\*7: Write/erase to a large sector in flash memory is warranted with  $T_A \le +105$ °C.

#### <WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$ 

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
Power supply	X/ AX/	2.7	-	5.5	V	
voltage	$V_{CC}$ , $AV_{CC}$	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$1.0\mu F$ (Allowance within $\pm$ 50%) $3.9\mu F$ (Allowance within $\pm$ 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at $V_{CC}$ must use the one of a capacity value that is larger than $C_S$ .

#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

(1) Current Rating

Donomoston	C. mala al	Pin	Conditions	10 , , , ,	Value															
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks												
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	28	-	mA	$T_A = +25$ °C												
	$I_{CCPLL}$		Flash 0 wait	-	-	38	mA	$T_A = +105$ °C												
			(CLKRC and CLKSC stopped)	-	-	39.5	mA	$T_A = +125$ °C												
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25$ °C												
	I <sub>CCMAIN</sub>		Flash 0 wait	-	-	8	mA	$T_A = +105^{\circ}C$												
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	$T_A = +125$ °C												
D 1			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	1.8	-	mA	$T_A = +25$ °C												
Power supply current in Run modes*1	I <sub>CCRCH</sub>	Vcc	Vcc Flash 0 wait		-	6	mA	$T_A = +105^{\circ}C$												
		-	(CLKMC, CLKPLL and CLKSC stopped)	-	-	7.5	mA	$T_A = +125$ °C												
																RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	0.16	-	mA
	$I_{CCRCL}$		100kHz Flash 0 wait	-	-	3.5	mA	$T_A = +105^{\circ}C$												
				(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	$T_A = +125^{\circ}C$											
							Sub Run mode with $CLKS1/2 = CLKB = CLKP1/2 = 32kHz$	-	0.1	-	mA	$T_A = +25$ °C								
	$I_{CCSUB}$		CLRP1/2 = 32RHZ Flash 0 wait		-	3.3	mA	$T_A = +105^{\circ}C$												
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	$T_A = +125^{\circ}C$												

Doromotor	Cumbal	Pin	Conditions		Value		Linit	Domorko
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	I <sub>CCSPLL</sub>		PLL Sleep mode with CLKS1/2 = CLKP1/2 =	-	9.5	-	mA	$T_A = +25^{\circ}C$
			32MHz (CLKRC and CLKSC	-	-	15	mA	$T_A = +105^{\circ}C$
			stopped)	-	-	16.5	mA	$T_A = +125^{\circ}C$
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	1.1	-	mA	$T_A = +25^{\circ}C$
	$I_{CCSMAIN}$		4MHz, $SMCR:LPMSS = 0$	-	-	4.7	mA	$T_A = +105^{\circ}C$
		Vcc	(CLKPLL, CLKRC and CLKSC stopped)	-	-	6.2	mA	$T_A = +125^{\circ}C$
Power supply	I <sub>CCSRCH</sub>		RC Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.6	-	mA	$T_A = +25$ °C
current in Sleep modes*1			CLKRC = 2MHz, SMCR:LPMSS = 0	-	-	4.1	mA	$T_A = +105^{\circ}C$
Sleep modes			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5.6	mA	$T_A = +125^{\circ}C$
			RC Sleep mode with CLKS1/2 = CLKP1/2 =		0.07	-	mA	$T_A = +25$ °C
	$I_{CCSRCL}$		CLKRC = 100kHz (CLKMC, CLKPLL	-	-	2.9	mA	$T_A = +105^{\circ}C$
			and CLKSC stopped)	-	-	4.4	mA	$T_A = +125^{\circ}C$
			Sub Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.04	-	mA	$T_A = +25^{\circ}C$
	$I_{CCSSUB}$		32kHz, (CLKMC, CLKPLL	-	-	2.7	mA	$T_A = +105^{\circ}C$
			and CLKRC stopped)	-	-	4.2	mA	$T_A = +125$ °C

Doromotor	Cymbol	Pin	Conditions		Value		Unit	Remarks		
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	IXCIIIaiks		
	I <sub>CCTPLL</sub>		PLL Timer mode with	PLL Timer mode with	PLL Timer mode with	-	2485	2715	μΑ	$T_A = +25^{\circ}C$
			CLKPLL = 32MHz (CLKRC	-	-	4095	μΑ	$T_A = +105^{\circ}C$		
			and CLKSC stopped)	-	-	5055	μΑ	$T_A = +125^{\circ}C$		
			Main Timer mode with $CLKMC = 4MHz$ ,	-	285	330	μΑ	$T_A = +25^{\circ}C$		
	I <sub>CCTMAIN</sub>		SMCR:LPMSS = 0 (CLKPLL, CLKRC and	-	-	1200	μΑ	$T_A = +105^{\circ}C$		
_			CLKSC stopped)	-	-	2155	μΑ	$T_A = +125$ °C		
Power supply	$I_{CCTRCH}$	Vcc	RC Timer mode with $CLKRC = 2MHz$ ,	-	160	215	μΑ	$T_A = +25^{\circ}C$		
current in Timer			SMCR:LPMSS = 0	-	ı	1110	μΑ	$T_A = +105$ °C		
modes*2			(CLKPLL, CLKMC and CLKSC stopped)	-	-	2065	μΑ	$T_A = +125$ °C		
			RC Timer mode with	-	35	75	μΑ	$T_A = +25$ °C		
	$I_{CCTRCL}$		CLKRC = 100kHz (CLKPLL, CLKMC and	-	I	910	μΑ	$T_A = +105$ °C		
		CLKSC stopped)	-	1	1870	μΑ	$T_A = +125$ °C			
			Sub Timer mode with	-	25	65	μΑ	$T_A = +25$ °C		
	$I_{\text{CCTSUB}}$		CLKSC = 32kHz (CLKMC, CLKPLL and	_	1	885	μΑ	$T_A = +105$ °C		
			CLKRC stopped)	-	-	1845	μΑ	$T_A = +125$ °C		

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
1 diametei	Gyillbui	name	Conditions	Min	Typ Max		5	rtemants	
Power supply				-	20	60	μΑ	$T_A = +25^{\circ}C$	
current in Stop	$I_{CCH}$		-	-	-	880	μΑ	$T_A = +105$ °C	
mode*3	node <sup>*3</sup>			-	ı	1840	μΑ	$T_A = +125$ °C	
Flash Power Down current	I <sub>CCFLASHPD</sub>		-	1	36	70	μΑ		
Power supply current		Vcc	Low voltage	-	5	-	μΑ	$T_A = +25$ °C	
for active Low Voltage detector* <sup>4</sup>	$I_{CCLVD}$		detector enabled	-	-	12.5	μА	$T_A = +125$ °C	
Flash Write/	T			-	12.5	ı	mA	$T_A = +25^{\circ}C$	
Erase current*5	I <sub>CCFLASH</sub>		-	-	-	20	mA	$T_A = +125$ °C	

- \*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.
- \*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
- \*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode,  $I_{CCFLASHPD}$  must be added to the Power supply current.
- \*4: When low voltage detector is enabled,  $I_{CCLVD}$  must be added to Power supply current.
- \*5: When Flash Write / Erase program is executed, I<sub>CCFLASH</sub> must be added to Power supply current.

### (2) Pin Characteristics

 $(V_{CC}=AV_{CC}=2.7V$  to 5.5V,  $V_{SS}=AV_{SS}=0V,\,T_A=$  -  $40^{\circ}C$  to +  $125^{\circ}C)$ 

Daramatar	Cymphol	Pin	Conditions		Value			
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	V	Port inputs	-	$V_{CC} \times 0.7$	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IH</sub>	Pnn_m	-	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	AUTOMOTIVE Hysteresis input
"H" level	$V_{IHX0S}$	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
input voltage	V <sub>IHX0AS</sub>	X0A	External clock in "Oscillation mode"	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	
voltage	$V_{IHR}$	RSTX	-	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	$V_{IHM}$	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\mathrm{IHD}}$	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	Port		-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.3$	V	CMOS Hysteresis input
	$V_{IL}$	inputs Pnn_m	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
"L" level	V <sub>ILX0S</sub>	X0	External clock in "Fast Clock Input mode"	$V_{SS}$	-	VD × 0.2	V	VD=1.8V±0.15V
input voltage	V <sub>ILX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.2$	V	
voltage	$V_{ILR}$	RSTX	-	V <sub>SS</sub> - 0.3	-	$\begin{array}{c} V_{CC} \\ \times \ 0.2 \end{array}$	V	CMOS Hysteresis input
	$V_{\rm ILM}$	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\rm ILD}$	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input

Doromotor	Cymbol	Pin	Conditions	litions Value Min Typ Max			Linit	Domarko
Parameter	Symbol	name	Conditions			Max	Unit	Remarks
	$V_{\mathrm{OH4}}$	4mA type	$\begin{array}{c} 4.5 V \leq V_{CC} \leq 5.5 V \\ I_{OH} = -4 mA \\ \\ 2.7 V \leq V_{CC} < 4.5 V \\ I_{OH} = -1.5 mA \end{array}$	V <sub>CC</sub> - 0.5	-	$V_{CC}$	V	
"H" level output voltage	$V_{ m OH20}$	High Drive type*	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -20mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -13mA$	V <sub>CC</sub> - 0.6	-	V <sub>CC</sub>	V	
	V <sub>OH3</sub>	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	$V_{CC}$	V	
	V <sub>OL4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	-	-	0.4	V	
"L" level output voltage	$V_{OL20}$	High Drive type*	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +20mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +13mA$	_	-	0.6	V	
	V <sub>OL3</sub>	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	

Parameter	Symbol	Pin name	Conditions		Value	1	Unit	Remarks
Tarameter	Cymbol	1 III Hairic	Conditions	Min	Тур	Max	Offic	remans
Input leak	${ m I}_{ m IL}$	Pnn_m	$\begin{aligned} &V_{SS} < V_{I} < V_{CC} \\ &AV_{SS},  AVRL < V_{I} < \\ &AV_{CC},  AVRH \end{aligned}$	- 1	-	+ 1	μА	
current	1 <sub>IL</sub>	P08_m, P09_m, P10_m	$\begin{aligned} &V_{SS} < V_{I} < V_{CC} \\ &AV_{SS,} AVRL < V_{I} < \\ &AV_{CC}, AVRH \end{aligned}$	- 3	-	+ 3	μΑ	
Total LCD leak current	$\Sigma  I_{ILCD} $	All SEG/ COM pin	$V_{\rm CC} = 5.0 V$	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R <sub>LCD</sub>	Between V3 and V2, V2 and V1, V1 and V0	$V_{\rm CC} = 5.0 V$	6.25	12.5	25	kΩ	
Pull-up resistance value	$R_{PU}$	Pnn_m	$V_{CC}=5.0V~\pm10\%$	25	50	100	kΩ	
Input capacitance	C <sub>IN</sub>	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m	<u>-</u>	-	5	15	pF	
		P08_m, P09_m, P10_m	-	-	15	30	pF	


<sup>\*:</sup> In the case of high current outputs, set "1" to the bit in the Port High Drive Register.

### 4. AC Characteristics


### (1) Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 

		Pin	,	Value	7 55		Demarks
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency	$f_{C}$	X0, X1	ı	ı	8	MHz	When using an opposite phase external clock, PLL off
		Al	4	ı	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
In and for any	E.	V0	-	1	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	f <sub>FCI</sub>	X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns	





 $The \ amplitude \ changes \ by \ resistance, \ capacity \ which \ added \ outside \ or \ the \ difference \ of \ the \ device.$ 



(2) Sub Clock Input Characteristics

		(	$V_{CC} = AV_{CC} = 2$	2.7V to 5	$5.5V, V_{SS} =$	$AV_{SS} =$	0V, T <sub>A</sub>	$= -40^{\circ}\text{C to} + 125^{\circ}\text{C}$
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min Typ Max		5	Remarks	
			-	-	32.768	-	kHz	When using an oscillation circuit
Input frequency	$ m f_{CL}$	X0A, X1A	-	-	-	100	kHz	When using an opposite phase
T	CL	X0A	-	-	-	50	kHz	when using a single phase external clock
Input clock cycle	t <sub>CYLL</sub>	-	-	10	-	-	μs	
Input clock pulse width	-	-	$\begin{array}{c} P_{WH}/t_{CYLL}, \\ P_{WL}/t_{CYLL} \end{array}$	30	-	70	%	





### (3) Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$ 

Daramatar	Cymahal	(,,,,	Value	,	l loit	,
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Clear fraguency	t	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	$f_{RC}$	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization		80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
time	t <sub>RCSTAB</sub>	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)


### (4) Internal Clock Timing

Darameter	Cumhal	Va	Linit	
Parameter	Symbol	Min	Max	Unit
Internal System clock frequency (CLKS1 and CLKS2)	$f_{CLKS1}, f_{CLKS2}$	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	$f_{CLKB}, f_{CLKP1}$	-	32	MHz
Internal peripheral clock frequency (CLKP2)	$ m f_{CLKP2}$	-	32	MHz

### (5) Operating Conditions of PLL


 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

Parameter	Symbol	Value			Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	O III	Remarks	
PLL oscillation stabilization wait time	$t_{LOCK}$	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	$f_{ m PLLI}$	4	-	8	MHz		
PLL oscillation clock frequency	$f_{CLKVCO}$	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t <sub>PSKEW</sub>	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	




### (6) Reset Input

Parameter	Symbol	Pin name	Va	Unit		
i arameter	Symbol	1 III Hairie	Min	Max	Offic	
Reset input time	4	RSTX	10	-	μs	
Rejection of reset input time	$t_{RSTL}$	KSIA	1	-	μs	



#### (7) Power-on Reset Timing

Doromotor	Cymbol	Pin name		Value	Unit	
Parameter Symbol	Fill liallie	Min	Тур	Max	Offic	
Power on rise time	$t_R$	Vcc	0.05	-	30	ms
Power off time	t <sub>OFF</sub>	Vcc	1	-	-	ms



#### (8) USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, C_L = 50 \text{pF})$ 


		Pin	$v_{SS} = 1$	$4.5V \leq V_C$		$2.7V \le V_{CC} < 4.5V$		
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCKn		4t <sub>CLKP1</sub>	-	4t <sub>CLKP1</sub>	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVI</sub>	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	t <sub>OVSHI</sub>	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1} \\ -20^*$	-	$N \times t_{CLKP1}$ $-30^*$	1	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKn, SINn		t <sub>CLKP1</sub> + 45	-	t <sub>CLKP1</sub> + 55	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKn, SOTn		-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHE</sub>	SCKn, SINn	External shift clock mode	t <sub>CLKP1</sub> /2 + 10	-	t <sub>CLKP1</sub> /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKn, SINn	220011 220 00	t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK fall time	$t_{\mathrm{F}}$	SCKn			20	-	20	ns
SCK rise time	$t_{R}$	SCKn		-	20	-	20	ns


Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t<sub>CLKP1</sub> indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.
- \*: Parameter N depends on  $t_{SCYC}$  and can be calculated as follows:
  - If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
  - If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1

#### Examples:

t <sub>SCYC</sub>	N
$4 \times t_{\text{CLKP1}}$	2
$5 \times t_{\text{CLKP1}}, 6 \times t_{\text{CLKP1}}$	3
$7 \times t_{\text{CLKP1}}, 8 \times t_{\text{CLKP1}}$	4






### (9) External Input Timing

Parameter	Symbol	Pin name	Value		Unit	Remarks
Parameter	Symbol	Fill Hallie	Min	Max	UIIIL	Remarks
		Pnn_m		1		General Purpose I/O
		ADTG			ns	A/D Converter trigger input
		TINn, TINn_R				Reload Timer
	$t_{ m INH}, \ t_{ m INL}$	TTGn	2t <sub>CLKP1</sub> +200			PPG trigger input
Input pulse width		FRCKn, FRCKn_R	$(t_{CLKP1} = 1/f_{CLKP1})*$			Free-Running Timer input clock
	·IVE	INn, INn_R				Input Capture
		AINn, BINn, ZINn				Quadrature Position/Revolution Counter
		INTn, INTn_R	200			External Interrupt
			200	-	ns	Non-Maskable Interrupt

<sup>\*:</sup>  $t_{CLKP1}$  indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.




(10) I<sup>2</sup>C Timing

 $(V_{CC}=AV_{CC}=2.7V$  to 5.5V,  $V_{SS}=AV_{SS}=0V,\,T_A=$  -  $40^{\circ}C$  to +  $125^{\circ}C)$ 

Parameter	Symbol	Conditions	Typica	l mode	High-speed mode*4		Unit
			Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$		0	100	0	400	kHz
(Repeated) START condition hold time $SDA \downarrow \rightarrow SCL \downarrow$	$t_{ m HDSTA}$		4.0	-	0.6	-	μs
SCL clock "L" width	$t_{ m LOW}$		4.7	-	1.3	-	μs
SCL clock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs
(Repeated) START condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	$C_{L} = 50 \text{pF},$ $R = (V \text{p/I}_{OL})^{*1}$	4.7	-	0.6	-	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>	$\mathbf{K} = (\mathbf{A} \mathbf{b} / 1^{OP})$	0	3.45*2	0	0.9*3	μs
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{SUDAT}$		250	-	100	-	ns
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	$t_{SUSTO}$		4.0	-	0.6	-	μs
Bus free time between "STOP condition" and "START condition"	t <sub>BUS</sub>		4.7	-	1.3	-	μs
Pulse width of spikes which will be suppressed by input noise filter	t <sub>SP</sub>	-	0	$(1-1.5) \times t_{\text{CLKP1}} *5$	0	$(1-1.5) \times t_{\text{CLKP1}} *5$	ns

- \*1: R and  $C_L$  represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and  $I_{OL}$  indicates  $V_{OL}$  guaranteed current.
- \*2: The maximum  $t_{HDDAT}$  only has to be met if the device does not extend the "L" width  $(t_{LOW})$  of the SCL signal.
- \*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250ns".
- \*4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.
- \*5: t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time.



### 5. A/D Converter

(1) Electrical Characteristics for the A/D Converter


D	0	Pin		Value	- 33 33		A = - 40 C to + 123 C)
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	ANn	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	$V_{FST}$	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*			1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$
Compare time	-	-	2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$
C1:*			0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$
Sampling time*	-	-	1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$
Power supply	$I_A$		-	2.0	3.1	mA	A/D Converter active
current	$I_{AH}$	$AV_{CC}$	-	-	3.3	μΑ	A/D Converter not operated
Reference power	$I_R$		-	520	810	μΑ	A/D Converter active
supply current (between AVRH and AVRL)	$I_{RH}$	AVRH	-	-	1.0	μА	A/D Converter not operated
Analog input	C	AN0 to 15	-	-	16.0	pF	Normal outputs
capacity	$C_{VIN}$	AN16 to 31	-	-	17.8	pF	High current outputs
A 1 ' 1	D.	ANT	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	$R_{ m VIN}$	ANn	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input		AN0 to 15	- 0.3	-	+ 0.3	μΑ	AV <sub>SS</sub> , AVRL < V <sub>AIN</sub> <
current (during conversion)	$I_{AIN}$	AN16 to 31	- 3.0	-	+ 3.0	μΑ	AV <sub>CC</sub> , AVRH
Analog input voltage	V <sub>AIN</sub>	ANn	AVRL	-	AVRH	V	
Reference voltage	-	AVRH	AV <sub>CC</sub> - 0.1	-	$AV_{CC}$	V	
range	-	AVRL	$AV_{SS}$	-	AV <sub>SS</sub> + 0.1	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

<sup>\*:</sup> Time for each channel.

#### (2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance  $R_{\text{ext}}$ , the board capacitance of the A/D converter input pin  $C_{\text{ext}}$  and the AV $_{\text{CC}}$  voltage level. The following replacement model can be used for the calculation:



R<sub>ext</sub>: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C<sub>VIN</sub>: Analog input capacity (I/O, analog switch and ADC are contained)

R<sub>VIN</sub>: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:  $Tsamp = 7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$ 

- Do not select a sampling time below the absolute minimum permitted value. (0.5 $\mu$ s for 4.5V  $\leq$  AV<sub>CC</sub>  $\leq$  5.5V, 1.2 $\mu$ s for 2.7V  $\leq$  AV<sub>CC</sub> < 4.5V)
- If the sampling time cannot be sufficient, connect a capacitor of about  $0.1 \mu F$  to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.

#### (3) Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b00000000000  $\longleftrightarrow$  0b000000001) to the full-scale

transition point (0b11111111110  $\leftarrow \rightarrow$  0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

•Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage: Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.




Nonlinearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity error of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$


N : A/D converter digital output value.

 $V_{OT}$  : Voltage at which the digital output changes from 0x000 to 0x001.  $V_{FST}$  : Voltage at which the digital output changes from 0x3FE to 0x3FF.  $V_{NT}$  : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



### 6. High Current Output Slew Rate

			$(V_{CC} = AV_{CC} =$	2.7V to 5.	$5V, V_{SS} =$	$AV_{SS} = 0V$	$V$ , $T_A =$	$-40^{\circ}\text{C to} + 125^{\circ}\text{C}$	
Doromotor	Symbol	Pin	Conditions	Value			Linit	Damarka	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks	
Output rise/fall time	t <sub>R20</sub> , t <sub>F20</sub>	P08_m, P09_m, P10_m	Outputs driving strength set to "20mA"	15	-	75	ns	C <sub>L</sub> =85pF	




### 7. Low Voltage Detection Function Characteristics


Parameter	Symbol	Conditions		Value		Unit
Parameter	Syllibol	Conditions	Min	Тур	Max	Ullit
	$V_{DL0}$	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V
	$V_{DL1}$	$CILCR:LVL = 0001_B$	2.79	3.00	3.21	V
	$V_{DL2}$	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V
Detected voltage*1	$V_{DL3}$	CILCR:LVL = 0011 <sub>B</sub>	3.26	3.50	3.74	V
	$V_{DL4}$	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V
	$V_{DL5}$	CILCR:LVL = 0111 <sub>B</sub>	3.73	4.00	4.27	V
	$V_{DL6}$	CILCR:LVL = 1001 <sub>B</sub>	3.91	4.20	4.49	V
Power supply voltage change rate *2	dV/dt	-	- 0.004	-	+ 0.004	V/µs
Hyatamasia width	V	CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	$V_{HYS}$	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	$T_{LVDSTAB}$	-	-	-	75	μs
Detection delay time	t <sub>d</sub>	-	-	-	30	μs


<sup>\*1:</sup> If the power supply voltage fluctuates within the time less than the detection delay time (t<sub>d</sub>), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

<sup>\*2:</sup> In order to perform the low voltage detection at the detection voltage  $(V_{DLX})$ , be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.

62







### 8. Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

Daran	notor	Conditions	Value			Unit	Remarks	
Parameter		Conditions	Min	Тур	Max	Offic	Remarks	
Large Sector		$T_A \le +105^{\circ}C$	-	1.6	7.5	S		
	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S		
Word (16-bit)	Large Sector	T <sub>A</sub> ≤+ 105°C	-	25	400	μs	Not including system-level overhead	
write time	Small Sector	-	-	25	400	μs	time.	
Chip erase time		T <sub>A</sub> ≤+ 105°C	-	8.31	40.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written or erased, shutdown of the external power  $(V_{CC})$  is prohibited. In the application system where the external power  $(V_{CC})$  might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage  $(-0.004 V/\mu s \text{ to } +0.004 V/\mu s)$  after the external power falls below the detection voltage  $(V_{DLX})^{*1}$ .

Write/Erase cycles and data hold time

Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 *2


<sup>\*1:</sup> See "7. Low Voltage Detection Function Characteristics".


<sup>\*2:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85^{\circ}$ C).

### **■ EXAMPLE CHARACTERISTICS**


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


#### • MB96F6C6





### • MB96F6C6





• Used setting

66

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
Sicep mode	I LL	Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
TD' 1	DLI	(CLKB is stopped in this mode) CLKMC = 4MHz, CLKPLL = 32MHz
Timer mode	PLL	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
	Wall ose.	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
Ston mode	stonnad	FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode,
		FLASH in Power-down / reset mode

### ■ ORDERING INFORMATION

#### MCU with CAN controller

Part number	Flash memory	Package*
MB96F6C5RBPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6C5RBPMC-GSE2	(160.5KB)	(FPT-120P-M21)
MB96F6C6RBPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6C6RBPMC-GSE2	(288.5KB)	(FPT-120P-M21)


<sup>\*:</sup> For details about package, see "■PACKAGE DIMENSION".


### MCU without CAN controller

Part number	Flash memory	Package*
MB96F6C5ABPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6C5ABPMC-GSE2	(160.5KB)	(FPT-120P-M21)

<sup>\*:</sup> For details about package, see "■PACKAGE DIMENSION".

#### ■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

### ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
-	-	PRELIMINARY → Data sheet
2	■FEATURES	Changed the description of "System clock"  Up to 16 MHz external clock for devices with fast clock input feature  →  Up to 8 MHz external clock for devices with fast clock input feature
		Changed the description of "LCD Controller"  On-chip drivers for internal divider resistors or external divider resistors  →  Internal divider resistors or external divider resistors
		Added "Sound Generator"
4		Changed the description of "External Interrupts"  Interrupt mask and pending bit per channel  →  Interrupt mask bit per channel
		Added the description of "I/O Ports" "Some pins offer high current output capability for LED driving."
5		Changed the description of "Built-in On Chip Debugger" - Event sequencer: 2 levels  → - Event sequencer: 2 levels + reset
	■PRODUCT LINEUP	Added the Product
6		Changed the Remark of RLT RLT 0/1/2/3/6 Only RLT6 can be used as PPG clock source → RLT 0 to 3/6
		Added the Feature of Sound Generator
	■BLOCK DIAGRAM	Added the block of Sound Generator
		Deleted the block of RLT6 from PPG block
7		Changed the RLT block 4ch → 0/1/2/3/6 5ch
8	■PIN ASSIGNMENT	Added the Pin Pin no.28, SGO1 Pin no.29, SGA1 Pin no.34, SGO1_R Pin no.35, SGA1_R Pin no.96, SGO0 Pin no.97, SGA0 Pin no.108, SGOO_R Pin no.109, SGAO_R

Page	Section	Change Results
, age	■PIN DESCRIPTION	Changed the Description of PPGn_B
	— I'IN DESCRIPTION	Programmable Pulse Generator n output (8bit)
		→
		Programmable Pulse Generator n output (16bit/8bit)
9		Added the Pin
		SGAn
		SGAn_R
		SGOn
		SGOn_R
	■PIN CIRCUIT TYPE	Added the Pin name
		Pin no.28, SGO1
		Pin no.29, SGA1
11		Pin no.34, SGO1_R
		Pin no.35, SGA1_R
		Changed the I/O circuit type Pin no.36 to 40
		$K \rightarrow V$
		Changed the I/O circuit type
		Pin no.43 to 49, 57, 59
		$K \rightarrow V$
12		Pin no.50 to 52, 55
		$H \rightarrow Y$
		Pin no.56, 58
		$I \rightarrow W$
		Added the Pin name
13		Pin no.96, SGO0 Pin no.97, SGA0
13		Pin no.108, SGOO_R
		Pin no.109, SGA0_R
	■I/O CIRCUIT TYPE	Changed the figure of type B
		Changed the Remarks of type B
		(CMOS hysteresis input with input shutdown function,
15		$I_{OL} = 4\text{mA}$ , $I_{OH} = -4\text{mA}$ , Programmable pull-up resister)
		(CMOS level output ( $I_{OL} = 4mA$ , $I_{OH} = -4mA$ ), Automotive input with input shutdown function and programmable pull-up
		resistor)
16	1	Changed the figure of type G
		Added the Type
19		V V
		Added the Type
20		W
20		Added the Type
		Changed the START addresses of Boot BOM
	■MEMORY MAP	Changed the START addresses of Boot-ROM 0F:E000 <sub>H</sub>
21		$0$ F.E000 $_{ m H}$
		0F:C000 <sub>H</sub>
23	■USER ROM MEMORY MAP	Changed the annotation
	FOR FLASH DEVICES	Others (from DF:0200 <sub>H</sub> to DF:1FFF <sub>H</sub> ) are all ROM Mirror area
		for SAS-512B.
		→
		Others (from DF:0200 <sub>H</sub> to DF:1FFF <sub>H</sub> ) is mirror area of
		SAS-512B.

Page	Section	Chango Posults
Page	■INTERRUPT VECTOR	Change Results Changed the Description of CALLV0 to CALLV7
	TABLE	Reserved
	TABLE	→
		CALLV instruction
		Changed the Description of RESET
		Reserved
		→ Reset vector
25		Changed the Description of INT9
		Reserved
		$\rightarrow$
		INT9 instruction
		Changed the Description of EXCEPTION
		Reserved
		→ Undefined instruction execution
	■INTERRUPT VECTOR TABLE	Changed the Vector name of Vector number 64 PPGRLT
	TABLE	→ ·
26		RLT6
26		Changed the Description of Vector number 64
		Reload Timer 6 can be used as PPG clock source
		→ Reload Timer 6
27		Added Vector name to Vector number 95 SG0
		Added Vector name to Vector number 121
28		SG1
29 to 32	■HANDLING PRECAUTIONS	Added a section
	■HANDLING DEVICES	
		Added the description to "3. External clock usage"
		(3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power
		supply to A/D converter and analog inputs"
		In this case, the voltage must not exceed AVDII on AV
34		In this case, the voltage must not exceed AVRH or AV <sub>CC</sub> (turning the analog and digital power supplies simultaneously
		on or off is acceptable).
		→ · · · · · · · · · · · · · · · · · · ·
		In this case, AVRH must not exceed AV $_{\rm CC}$ . Input voltage for
		ports shared with analog input ports also must not exceed AV <sub>CC</sub>
		(turning the analog and digital power supplies simultaneously on or off is acceptable).
		on or on is acceptable).
35		Added the description "12. Mode Pin (MD)"
26	■ELECTRICAL	Add Combat of High constant
36	CHARACTERISTICS	Added Symbols of High current port
	1. Absolute Maximum Ratings	
37		Changed the annotation *3
		Input/Output voltages of standard ports depend on $V_{\rm CC}$ .
		<b>→</b>
		Input/Output voltages of general I/O ports depend on $V_{\text{CC}}$ .

Page	Section	Change Results
37	■ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).  → Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
		Added the annotation *4 The DEBUG I/F pin has only a protective diode against V <sub>SS</sub> . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode
39		Changed the Value of "Smoothing capacitor at C pin" Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$ Max: $1.5\mu F \rightarrow 4.7\mu F$
		Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9µF (Allowance within ± 20%)"
	3. DC Characteristics (1) Current Rating	Deleted "(Target value)" from Remarks
	(1) Current Runnig	Added the Symbol to "Power supply current in Run modes" $I_{CCRCH}$ , $I_{CCRCL}$
		Changed the Conditions of $I_{CCPLL}$ , $I_{CCMAIN}$ , $I_{CCSUB}$ in "Power supply current in Run modes" "Flash 0 wait" is added
40		Changed the Value of "Power supply current in Run modes" $I_{CCPLL}$ TYP:28.5mA $\rightarrow$ 28mA ( $T_A = +25^{\circ}\text{C}$ ) $I_{CCMAIN}$ TYP:5mA $\rightarrow$ 3.5mA ( $T_A = +25^{\circ}\text{C}$ ) Max: $10\text{mA} \rightarrow 8\text{mA}$ ( $T_A = +105^{\circ}\text{C}$ ) Max: $11.5\text{mA} \rightarrow 9.5\text{mA}$ ( $T_A = +125^{\circ}\text{C}$ ) $I_{CCSUB}$ TYP:0.5mA $\rightarrow$ 0.1mA ( $T_A = +25^{\circ}\text{C}$ ) Max: $6\text{mA} \rightarrow 3.3\text{mA}$ ( $T_A = +105^{\circ}\text{C}$ ) Max: $7.5\text{mA} \rightarrow 4.8\text{mA}$ ( $T_A = +125^{\circ}\text{C}$ )
41		Added the Symbol to "Power supply current in Sleep modes" $I_{CCSRCH}$ , $I_{CCSRCL}$


Page	Section	Change Results
	3. DC Characteristics (1) Current Rating	Changed the Conditions of I <sub>CCSMAIN</sub> in "Power supply current in Sleep modes"
		"SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes"
		$I_{CCSPLL}$ Typ: $10\text{mA} \rightarrow 9.5\text{mA}$ $(T_A = +25^{\circ}\text{C})$
41		$I_{CCSMAIN}$ Typ: $3mA \rightarrow 1.1mA$ ( $T_A = +25$ °C)
		1.111A $(T_A = +2.5 \text{ C})$ Max: 8mA → 4.7mA $(T_A = +105^{\circ}\text{C})$
		Max: $9.5 \text{mA} \rightarrow 6.2 \text{mA}$ $(T_A = +125 ^{\circ}\text{C})$
		$I_{\text{CCSSUB}}$ Typ: 0.3mA $\rightarrow$ 0.04mA $(T_A = +25^{\circ}\text{C})$
		Max: $4.5\text{mA} \rightarrow 2.7\text{mA}$ $(T_A = +105^{\circ}\text{C})$ Max: $6\text{mA} \rightarrow 4.2\text{mA}$ $(T_A = +125^{\circ}\text{C})$
		Added the Symbol to "Power supply current in Timer modes"
		I <sub>CCTPLL</sub>
		Changed the Conditions of I <sub>CCTMAIN</sub> , I <sub>CCTRCH</sub> in "Power supply current in Timer modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Timer modes"
		$I_{\text{CCTMAIN}}$ Max: 335 $\mu$ A $\rightarrow$ 330 $\mu$ A ( $T_{\text{A}} = +25^{\circ}$ C)
		Max: $1320\mu A \rightarrow 1200\mu A$ ( $T_A = +105^{\circ}C$ )
42		Max: $2300\mu A \rightarrow 2155\mu A$ ( $T_A = +125^{\circ}C$ ) $I_{CCTRCH}$
72		Max: $245\mu A \rightarrow 215\mu A$ ( $T_A = +25^{\circ}C$ )
		Max: $1230\mu$ A $\rightarrow 1110\mu$ A ( $T_A = +105$ °C) Max: $2205\mu$ A $\rightarrow 2065\mu$ A ( $T_A = +125$ °C)
		I <sub>CCTRCL</sub>
		Max: $105\mu A \rightarrow 75\mu A$ (T <sub>A</sub> = +25°C) Max: $1030\mu A \rightarrow 910\mu A$ (T <sub>A</sub> = +105°C)
		Max: $2005\mu A \rightarrow 1870\mu A$ $(T_A = +125^{\circ}C)$
		$I_{\text{CCTSUB}}$ $Max: 90\mu A \rightarrow 65\mu A  (T_A = +25^{\circ}\text{C})$
		Max: $1000\mu A \rightarrow 885\mu A$ $(T_A = +105^{\circ}C)$
		Max: $1980\mu A \rightarrow 1845\mu A$ ( $T_A = +125^{\circ}C$ )
		Changed the Value of "Power supply current in Stop mode" $I_{CCH}$
		Max: $90\mu A \rightarrow 60\mu A$ (T <sub>A</sub> = +25°C)
43		Max: $1000\mu$ A $\rightarrow 880\mu$ A ( $T_A = +105$ °C) Max: $1980\mu$ A $\rightarrow 1840\mu$ A ( $T_A = +125$ °C)
		Added the Symbol
		I <sub>CCFLASHPD</sub>
43		Changed the Value and condition of "Power supply current for
		active Low Voltage detector"  I <sub>CCLVD</sub>
		Typ: $5\mu$ A, Max: $15\mu$ A, Remarks: nothing
		Typ: $5\mu$ A, Max: -, Remarks: $T_A = +25^{\circ}$ C
		Typ: -, Max: 12.5 $\mu$ A, Remarks: $T_A = +125^{\circ}$ C


Page	Section	Change Results
. 595	3. DC Characteristics	Changed the condition of "Flash Write/Erase current"
	(1) Current Rating	I <sub>CCFLASH</sub> Typ: 12.5mA, Max: 20mA, Remarks: nothing  →
		Typ: 12.5mA, Max: -, Remarks: $T_A = +25^{\circ}C$ Typ: -, Max: 20mA, Remarks: $T_A = +125^{\circ}C$
		Changed the annotation *2  The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator.  →
43		When Flash is not in Power-down / reset mode, I <sub>CCFLASHPD</sub> must be added to the Power supply current.  The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
		Changed the annotation *3 The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.
		The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.  When Flash is not in Power-down / reset mode, I <sub>CCFLASHPD</sub> must be added to the Power supply current.
45	3. DC Characteristics (2) Pin Characteristics	Added the Symbol for High Drive type $V_{\mathrm{OH}20},V_{\mathrm{OL}20}$
45		Added the Symbol for DEBUG I/F pin $V_{\text{OLD}}$
46		Changed the Pin name of "Input capacitance" Other than Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m
		Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m

Page	Section	Change Results
. age	3. DC Characteristics	Deleted the annotation
	(2) Pin Characteristics	" $I_{OH}$ and $I_{OL}$ are target value."
46		Added the annotation
10		"In the case of high current outputs, set "1" to the bit in the
		Port High Drive Register."
	4. AC Characteristics	Changed MAX frequency for f <sub>FCI</sub> in all conditions
	(1) Main Clock Input	$16 \rightarrow 8$
	Characteristics	Changed MIN frequency for t <sub>CYLH</sub>
		$62.5 \rightarrow 125$
47		Changed MIN, MAX and Unit for $P_{WH}$ , $P_{WL}$ MIN: $30 \rightarrow 55$
		MIN: $30 \rightarrow 35$ MAX: $70 \rightarrow -$
		Unit: $\% \rightarrow \text{ns}$
		Added the figure (t <sub>CYLH</sub> ) when using the external clock
	4. AC Characteristics	Trades are rights (CILII) when some are entertain electric
48	(2) Sub Clock Input	Added the figure (t <sub>CYLL</sub> ) when using the crystal oscillator
	Characteristics	The state of the s
	4. AC Characteristics	
49	(3) Built-in RC Oscillation	Added "RC clock stabilization time"
	Characteristics	Chanda Wilas (GDIII)
	<ul><li>4. AC Characteristics</li><li>(5) Operating Conditions of PLL</li></ul>	Changed the Value of "PLL input clock frequency"  Max: 16MHz → 8MHz
	(3) Operating Conditions of TEL	Changed the Symbol of "PLL oscillation clock frequency"
		$f_{PLLO} \rightarrow f_{CLKVCO}$
50		Added Remarks to "PLL oscillation clock frequency"
		• • •
	4. AC Characteristics	Added "PLL phase jitter" and the figure
	(6) Reset Input	Added the figure for reset input time (t <sub>RSTL</sub> )
	4. AC Characteristics	Changed the condition
	(8) USART Timing	Changed the condition $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to}$
		+ 125°C)
		$\rightarrow$
50		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to}$
52		$+ 125^{\circ}\text{C}, C_{L} = 50 \text{pF})$
		Changed the HARDWARE MANUAL
		"MB966C0 series HARDWARE MANUAL"
		$\rightarrow$
		"MB96600 series HARDWARE MANUAL"
53		Changed the figure for "Internal shift clock mode"
	4. AC Characteristics (10) I <sup>2</sup> C timing	Added parameter, "Noise filter" and an annotation *5 for it
55	(10) I C unilling	Added t <sub>SP</sub> to the figure
56	5. A/D Converter	Added "Analog impedance"
	(1) Electrical Characteristics for the A/D Converter	Added "Variation between channels"
		Added the annotation
	5. A/D Converter	Deleted the unit "[min]" from approximation formula of
57	(2) Accuracy and Setting of the	Sampling time
	A/D Converter Sampling Time	
	1 0	

Page	Section	Change Results
	5. A/D Converter	Changed the Description and the figure
	(3) Definition of A/D Converter	"Linearity"   "Nonlinearity"
	Terms	"Differential linearity error"
		→  "Differential nonlinearity error"
		Changed the Description
		Linearity error:
		Deviation of the line between the zero-transition point
		(0b000000000000000000000000001) and the full-scale
58		transition point (0b11111111110 $\leftarrow \rightarrow$ 0b1111111111) from the
		actual conversion characteristics. →
		→ Nonlinearity error:
		Deviation of the actual conversion characteristics from a
		straight line that connects the zero transition point
		(0b00000000000000000000000000001) to the full-scale
		transition point (0b1111111110 $\longleftrightarrow$ 0b111111111).
		Added the Description
		"Zero transition voltage"
	6. High Current Output Slew	"Full scale transition voltage"
60	Rate	Added the item of "6. High Current Output Slew Rate"
	7. Low Voltage Detection	Added the Value of "Power supply voltage change rate"
	Function Characteristics	Max: +0.004 V/μs
		Added "Hysteresis width" (V <sub>HYS</sub> )
61		Added "Stabilization time" (T <sub>LVDSTAB</sub> )
		Added "Detection delay time" (t <sub>d</sub> )
		Deleted the Remarks
		Added the annotation *1, *2  Added the figure for "Hysteresis width"
62		Added the figure for "Stabilization time"
	8. Flash Memory Write/Erase	Changed the Value of "Sector erase time"
	Characteristics	Added "Security Sector" to "Sector erase time"
		•
		Changed the Parameter "Half word (16 bit) write time"
		$\rightarrow$
		"Word (16-bit) write time"
		Changed the Value of "Chip erase time"
63		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		→ 
		Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and data hold time"
64 to 66	■EXAMPLE CHARACTERISTICS	Added a section

Page	Section	Change Results
	■ORDERING INFORMATION	Changed part number  • MCU with CAN controller  MB96F6C6RAPMC-GSE1* → MB96F6C6RBPMC-GSE1  MB96F6C6RAPMC-GSE2* → MB96F6C6RBPMC-GSE2
67		Added part number  • MCU with CAN controller  MB96F6C5RBPMC-GSE1  MB96F6C5RBPMC-GSE2  • MCU without CAN controller  MB96F6C5ABPMC-GSE1  MB96F6C5ABPMC-GSE1





### FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Argues Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sq.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong Tel: +852-2736-3232 Fax: +852-2314-4207

http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department