32-bit Microcontroller

FR Family FR81S

MB91580L Series

**MB91F585LA/F585LB/F585LC/F585LD/
MB91F586LA/F586LB/F586LC/F586LD/
MB91F587LA/F587LB/F587LC/F587LD**

■ DESCRIPTION

This series has Fujitsu 32-bit microcontrollers for automobile motor control. They use the FR81S CPU that is compatible with the FR family.

Note: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor Limited.

■ FEATURES

- FR81S CPU Core
  - 32-bit RISC, load/store architecture, pipeline 5-stage structure
  - Maximum operating frequency: 128MHz (Source oscillation= 4.0MHz, 32 multiplied (PLL clock multiplication system))
  - General-purpose register: 32 bits, 16 sets
  - 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
  - Instructions appropriate to embedded applications
    - Memory-to-memory transfer instructions
    - Bit manipulation instructions
    - Barrel shift instructions
  - High-level language support instructions
    - Function entry/exit instructions
    - Register content multi-load and store instructions
  - Bit search instructions
    Logical 1 detection, 0 detection, and change-point detection
  - Branch instructions with delay slot
    Overhead decrement during branch process
  - Register interlock function
    Easy assembler writing
  - Built-in multiplier and instruction level support
    - Signed 32-bit multiplication: 5 cycles
    - Signed 16-bit multiplication: 3 cycles

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/

FUJITSU

- Interrupt (PC/PS saving)
    - 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR family
- Built-in memory protection function (MPU)
    - Eight protection areas can be specified commonly for instructions and data.
    - Control access privilege in both privilege mode and user mode
- Built-in FPU (floating-point operation)
    - IEEE754 compliant
    - Floating-point register: 32 bits × 16 sets
- Peripheral Functions
    - Clock generation (SSCG function is available)
        - Main oscillation (4 to 20 MHz)
        - PLL multiplication rate:1 to 32 times
    - CR oscillation
        - Oscillation frequency: 100kHz, with frequency precision ± 10%
        - Trimming is enabled
        - To be used as a count clock of hardware watchdog
        - MB91F585LC/F586LC/F587LC/F585LD/F586LD/F587LD: Oscillation stop feature during stand-by is not available
        - MB91F585LA/F586LA/F587LA/F585LB/F586LB/F587LB: Oscillation stop feature during stand-by is available
    - Built-in program flash memory capacity
        - MB91F585L: 512+64 Kbytes
        - MB91F586L: 768+64 Kbytes
        - MB91F587L: 1024+64 Kbytes
    - Built-in data flash (WorkFlash) 64 Kbytes
    - Built-in RAM capacity
        - Main RAM
            - MB91F585L: 48 Kbytes
            - MB91F586L: 64 Kbytes
            - MB91F587L: 96 Kbytes
        - Backup RAM 8 Kbytes
    - General-purpose ports:
        - MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC 98 ports
        - MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD 111 ports
            - Including eight I^2C pseudo open drain corresponding ports
    - External bus interface (MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD)
        - Maximum operating frequency: 40MHz
        - 22-bit address, 16-bit data
    - DMA controller
        - Up to 8 channels can be started simultaneously.
        - 2 transfer factors (Internal peripheral request and software)
    - External interrupt input: 8 channels
        - Level ("H" / "L") or edge detection (rising or falling) enabled
    - Multi-function serial communication (built-in transmission/reception FIFO memory): 5 channels
        - < UART (Asynchronous serial interface) >
        - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
        - Parity or no parity is selectable.
        - Built-in dedicated baud rate generator
        - An external clock can be used as the transfer clock
        - Parity, frame, and overrun error detection functions provided
        - DMA transfer supported

FUJITSU

<CSIO (Synchronous serial interface) >
- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
- Built-in dedicated baud rate generator (Master operation)
- An external clock can be entered. (Slave operation)
- Overrun error detection function is provided.
- Built-in chip selection function
- DMA transfer supported

<LIN interface (v2.1)>
- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- LIN protocol revision2.1 supported.
- Master and slave systems supported
- Framing error and overrun error detection
- LIN synch break generation and detection; LIN synch delimiter generation
- Built-in dedicated baud rate generator
- An external clock can be adjusted by the reload counter.
- DMA transfer supported

< I^2C >
- Supported for 4 channels: ch.0,ch.1,ch.3, and ch4.
- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- Standard mode (Max. 100 kbps) / high-speed mode (Max. 400 kbps) supported
- DMA transfer supported (for transmission only)

- CAN controller (C-CAN): 3 channels
  - Transfer speed: Up to 1Mbps
  - 64-transmission/reception message buffering: 3 channels
- FlexRay controller: 1unit(ch.A/ch.B)
  - FlexRay Specifications Version 2.1 supported
  - Up to 128 message buffers
  - 8K bytes of message RAM
  - Variable length of message buffers
  - Each message buffer can be allocated as a part of reception buffer, transmission buffer or reception FIFO memory
  - Host access to the message buffer via input and output buffers
  - Filtering for slot counter, cycle counter and channels
  - Maskable interrupts are supported
- PPG: 16 bits × 24 channels
- Reload timer: 16 bits × 4 channels
- A/D converter (successive approximation type)
  - 12-bit resolution: 3units(24 channels)
  - Conversion time: 1 µs
- Free-run timer: 16 bits × 6 channels (1 channel can be selected for input capture, and 1 channel for output compare.)
- Input capture: 16 bits × 8 channels (linked to the free-run timer)
- Output compare: 16 bits × 12 channels (linked to the free-run timer)
- Waveform generator: 2 units (12 channels)
- R/D converter: 1 channel (MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC)
- 10-bit D/A converter: 1 channel (MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD)
- Calibration: The hardware watchdog for CR oscillation drive
  The CR oscillation frequency can be trimmed.

- Clock Supervisor
    - Anomaly supervisory feature (by damaged quartz, etc.) of external main oscillation (4MHz)
    - When anomaly is detected, clock is switched to CR.
- Up/ down counter: 2 channels
    8/16-bit Up/ down counter
- Base timer: 2 channels
    - 16-bit timer
    - Any of four PWM/PPG/PWC/reload timer functions can be selected and used.
    - A 32-bit timer can be used in 2 channels of cascade mode.
- CRC generation
- Watchdog timer
    - Hardware watchdog
    - Software watchdog
- NMI
- Interrupt controller
- Interrupt request batch read
    Multiple interrupts from peripherals can be read by a series of registers.
- I/O relocation
    Change of pin position of peripheral functions
- Low-power consumption mode
    - Sleep/Stop/Watch
    - Stop (Power shut-off)/Watch (Power shut-off)
- Power-on reset
- Low-voltage detection reset (external low-voltage detection)
- Low-voltage detection reset (internal low-voltage detection)
- Device package: LQFP-144
- CMOS 90 nm technology
- Power supplies
    - Single 5V power supply
    - The voltage step-down circuit brings the 5.0V down to generate 1.2V internally
    - I/O 5.0V

FUJITSU

■ PRODUCT LINEUP

MB91580L Series Product Lineup Comparison

• Memory size

Items	MB91F585LA MB91F585LB MB91F585LC MB91F585LD	MB91F586LA MB91F586LB MB91F586LC MB91F586LD	MB91F587LA MB91F587LB MB91F587LC MB91F587LD
Flash memory capacity (program)	512+64 Kbytes	768+64 Kbytes	1024+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	48 Kbytes	64 Kbytes	96 Kbytes
RAM capacity (backup)	8 Kbytes		

• Function

Items	MB91F585LA MB91F586LA MB91F587LA	MB91F585LB MB91F586LB MB91F587LB	MB91F585LC MB91F586LC MB91F587LC	MB91F585LD MB91F586LD MB91F587LD
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during stand-by	Provided	Provided	Not provided	Not provided
External bus interface	Not provided	Address: 22 bits Data: 16 bits	Not provided	Address: 22 bits Data: 16 bits
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	8 channels			
Output compare	12 channels			
Waveform generator	2 units (12 channels)			
16-bit reload timer	4 channels			
PPG	24 channels			
External interrupt	8 channels			
A/D converter	3 units (24 channels)			
R/D converter	Provided	Not provided	Provided	Not provided
D/A converter	Not provided	Provided	Not provided	Provided
Up/ down counter	2 channels			
Multi-function serial interface	5 channels			
CAN	64 msb × 3 channels (ch.0/ch.1/ch.2)			
FlexRay	128 msb × 1 unit (ch.A / ch.B)			
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	1 channel			
Low-voltage detection reset (Internal low-voltage detection)	Provided			
Low-voltage detection reset (External low-voltage detection)	Provided			
Device package	LQFP-144			
Debug interface	Built-in OCD (On Chip Debug Unit)			

MB91580M Series Product Lineup Comparison

• Memory size

Items	MB91F583MG MB91F583MH MB91F583MJ MB91F583MK	MB91F584MG MB91F584MH MB91F584MJ MB91F584MK	MB91F585MG MB91F585MH MB91F585MJ MB91F585MK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)	8 Kbytes		

• Function

Items	MB91F583MG MB91F584MG MB91F585MG	MB91F583MH MB91F584MH MB91F585MH	MB91F583MJ MB91F584MJ MB91F585MJ	MB91F583MK MB91F584MK MB91F585MK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during stand-by	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	1 unit (6 channels)+1 channel			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	8 channels			
A/D converter	3 units (23 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	4 channels			
CAN	64msb × 2 channels (ch.0/ch.1)			
FlexRay	128msb × 1 unit (ch.A / ch.B)	Not provided	128msb × 1 unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			
Low-voltage detection reset (Internal low-voltage detection)	Provided			
Low-voltage detection reset (External low-voltage detection)	Provided			
Device package	LQFP-100			
Debug interface	Built-in OCD (On Chip Debug Unit)			

Note: For details on the MB91580M series, see the "MB91580M/S Series HARDWARE MANUAL".

FUJITSU

MB91580S Series Product Lineup Comparison

• Memory size

Items	MB91F583SG MB91F583SH MB91F583SJ MB91F583SK	MB91F584SG MB91F584SH MB91F584SJ MB91F584SK	MB91F585SG MB91F585SH MB91F585SJ MB91F585SK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)	8 Kbytes		

• Function

| Items	MB91F583SG MB91F584SG MB91F585SG	MB91F583SH MB91F584SH MB91F585SH	MB91F583SJ MB91F584SJ MB91F585SJ	MB91F583SK MB91F584SK MB91F585SK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during stand-by	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	1 unit (6 channels)+1 channel			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	7 channels			
A/D converter	3 units (17 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	2 channels			
CAN	64msb × 1 channel (ch.0)			
FlexRay	128msb × 1unit (ch.A / ch.B)	Not provided	128msb × 1unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			
Low-voltage detection reset (Internal low-voltage detection)	Provided			
Low-voltage detection reset (External low-voltage detection)	Provided			
Device package	LQFP-64			
Debug interface	Built-in OCD (On Chip Debug Unit)			

Note: For details on the MB91580S series, see the "MB91580M/S Series HARDWARE MANUAL".

■ PIN ASSIGNMENT

- LQFP-144 Pin Assignment MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

(TOP VIEW)

LQFP-144

(FTP-144P-M08)

Left side pins (1-36):
Pin	Signal
1	VSS
2	P015/TRG0
3	P016/TRG1
4	P017/TRG2
5	P020/TRG3/SIN3_1
6	P021/TRG4/SOT3_1
7	P022/TRG5/SCK3_1
8	P023/TIN0/SCS3_1
9	P024/TIN1/SIN4_1
10	P025/TIN2/SOT4_1
11	P026/TIN3/SCK4_1
12	P027/TOT0/SCS40_1
13	P030/TOT1/SCS41_1
14	P031/TOT2/SCS42_1
15	P032/TOT3/SCS43_1
16	P033
17	P034
18	VCC5
19	VSS
20	P035/AIN0/RDC_U
21	P036/BIN0/RDC_V
22	P037/ZIN0/RDC_W
23	P040/AIN1/RDC_A
24	P041/BIN1/RDC_B
25	P042/ZIN1/RDC_Z
26	RDC_ACT
27	MAG_OUT
28	MAG_PLUS
29	MAG_MINUS
30	COS_OUT
31	COS_MINUS
32	COS_PLUS
33	SIN_PLUS
34	SIN_MINUS
35	SIN_OUT
36	VCC5

Top side pins (144-109):
Pin	Signal
144	VCC5
143	P014/TIOB1
142	P013/TIOA1
141	P012/TIOB0
140	P011/TIOA0
139	P010/RXDB
138	P007/TXDB
137	P006/SCS2/TXENB
136	P005/SCK2/RXDA
135	P004/SOT2/TXDA
134	P003/SIN2/TXENA/INT3
133	P002/SCK1
132	P001/SOT1
131	P000/SIN1/INT2
130	C
129	VSS
128	VCC5
127	P134/IN7/STOPWT/INT7/RX2
126	P133/ADTG2/TX2
125	P132/ADTG1/SCS1
124	P131/ADTG0
123	RSTX
122	P137/DTTI1
121	P136/DTTI0/MONCLK
120	VSS
119	X1
118	X0
117	MD1
116	MD0
115	P130/SCK0
114	P127/SOT0
113	P126/SIN0/INT6
112	P125/RTO11
111	P124/RTO10
110	DEBUGIF
109	VCC5

Right side pins (108-73):
Pin	Signal
108	VSS
107	P123/RTO9
106	P122/RTO8
105	P121/RTO7/PPG23
104	P120/RTO6/PPG22
103	P117/RTO5/PPG21
102	P116/RTO4/PPG20
101	P115/RTO3/PPG19
100	P114/RTO2/PPG18
99	P113/RTO1/PPG17
98	P112/RTO0/PPG16
97	P111/RX1/INT1
96	P110/TX1
95	NMIX
94	VSS
93	VCC5
92	P107/AN23/PPG15
91	P106/AN22/PPG14
90	P105/AN21/PPG13
89	P104/AN20/PPG12
88	P103/AN19/PPG11
87	P102/AN18/PPG10
86	P101/AN17/PPG9
85	P100/AN16/PPG8
84	AVCC3
83	AVRH3
82	AVSS3/AVRL3
81	P097/IN5
80	P096/RX0/INT0
79	P095/TX0
78	P094/IN4
77	P093/IN3
76	P092/IN2
75	P091/IN1
74	P090/IN0
73	VSS

Bottom side pins (37-72):
Pin	Signal
37	VSS
38	COS_IN
39	SIN_IN
40	AVCC0
41	AREF2
42	AVRH0
43	AVSS0/AVRL0
44	P060/MM
45	P061/IN6
46	P062/FRCRK0/SCS40
47	P063/FRCRK1/SCS41
48	P064/FRCRK2/SCS42
49	P065/FRCRK3/SCS43
50	P066/FRCRK4/SCS3
51	P067/FRCRK5
52	AVRH1
53	AVSS1/AVRL1
54	P070/AN0
55	P071/AN1
56	P072/SIN4/INT5AN2
57	P073/SOT4/AN3
58	P074/SCK4/AN4
59	P075/SIN3/INT4AN5
60	P076/SOT3/AN6
61	P077/SCK3/AN7
62	AVRH2
63	AVSS2/AVRL2
64	P080/PPG0/AN8
65	P081/PPG1/AN9
66	P082/PPG2/AN10
67	P083/PPG3/AN11
68	P084/PPG4/AN12
69	P085/PPG5/AN13
70	P086/PPG6/AN14
71	P087/PPG7/AN15
72	VCC5

FUJITSU

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

(TOP VIEW)

LQFP-144

(FPT-144P-M08)

Top pins (144–109):

Pin	Signal
144	VCC5
143	P014/TIOB1/D28
142	P013/TIOA1/D27
141	P012/TIOB0/D26
140	P011/TIOA0/D25
139	P010/RXDB/D24
138	P007/TXDB/D23
137	P006/SCS2/TXENB/D22
136	P005/SCK2/RXDA/D21
135	P004/SOT2/TXDA/D20
134	P003/SIN2/TXENA/INT3/D19
133	P002/SCK1/D18
132	P001/SOT1/D17
131	P000/SIN1/INT2/D16
130	C
129	SSA
128	VCC5
127	P134/INT7/STOPWT/INT7/RX2
126	P133/ADTG2/TX2
125	P132/ADTG1/SCS1
124	P131/ADTG0
123	RSTX
122	P137/DTTI1
121	P136/DTTI0/MONCLK
120	VSS
119	X1
118	X0
117	MD1
116	MD0
115	P130/SCK0
114	P127/SOT0
113	P126/SIN0/INT6
112	P125/RTO11
111	P124/RTO10
110	DEBUGIF
109	VCC5

Left pins (1–36):

Pin	Signal
1	VSS
2	P015/TRG0/D29
3	P016/TRG1/D30
4	P017/TRG2/D31
5	P020/TRG3/SIN3_1/ASX
6	P021/TRG4/SOT3_1/CS0X
7	P022/TRG5/SCK3_1/CS1X
8	P023/TIN0/SCS3_1/RDX
9	P024/TIN1/SIN4_1/WR0X
10	P025/TIN2/SOT4_1/WR1X
11	P026/TIN3/SCK4_1/A00
12	P027/TOT0/SCS40_1/A01
13	P030/TOT1/SCS41_1/A02
14	P031/TOT2/SCS42_1/A03
15	P032/TOT3/SCS43_1/A04
16	P033/A05
17	P034/A06
18	VCC5
19	VSS
20	P035/AIN0/A07
21	P036/BIN0/A08
22	P037/ZIN0/A09
23	P040/AIN1/A10
24	P041/BIN1/A11
25	P042/ZIN1/A12
26	P043/A13
27	P044/DAOUT/A14
28	P045/A15
29	P046/A16
30	P047/A17
31	P050/A18
32	P051/A19
33	P052/A20
34	P053/A21
35	P054/SYSCLK
36	VCC5

Right pins (108–73):

Pin	Signal
108	VSS
107	P123/RTO9
106	P122/RTO8
105	P121/RTO7/PPG23
104	P120/RTO6/PPG22
103	P117/RTO5/PPG21
102	P116/RTO4/PPG20
101	P115/RTO3/PPG19
100	P114/RTO2/PPG18
99	P113/RTO1/PPG17
98	P112/RTO0/PPG16
97	P111/RX1/INT1
96	P110/TX1
95	NMIX
94	VSS
93	VCC5
92	P107/AN23/PPG15
91	P106/AN22/PPG14
90	P105/AN21/PPG13
89	P104/AN20/PPG12
88	P103/AN19/PPG11
87	P102/AN18/PPG10
86	P101/AN17/PPG9
85	P100/AN16/PPG8
84	AVCC3
83	AVRH3
82	AVSS3/AVRL3
81	P097/IN5
80	P096/RX0/INT0
79	P095/TX0
78	P094/IN4
77	P093/IN3
76	P092/IN2
75	P091/IN1
74	P090/IN0
73	VSS

Bottom pins (37–72):

Pin	Signal
37	VSS
38	P055/CS2X
39	P056/CS3X
40	AVCC0
41	P057/RDY
42	AVRH0
43	AVSS0/AVRL0
44	P060/MM
45	P061/IN6
46	P062/FRCK0/SCS40
47	P063/FRCK1/SCS41
48	P064/FRCK2/SCS42
49	P065/FRCK3/SCS43
50	P066/FRCK4/SCS3
51	P067/FRCK5
52	AVRH1
53	AVSS1/AVRL1
54	P070/AN0
55	P071/AN1
56	P072/SIN4/INT5/AN2
57	P073/SOT4/AN3
58	P074/SCK4/AN4
59	P075/SIN3/INT4/AN5
60	P076/SOT3/AN6
61	P077/SCK3/AN7
62	AVRH2
63	AVSS2/AVRL2
64	P080/PPG0/AN8
65	P081/PPG1/AN9
66	P082/PPG2/AN10
67	P083/PPG3/AN11
68	P084/PPG4/AN12
69	P085/PPG5/AN13
70	P086/PPG6/AN14
71	P087/PPG7/AN15
72	VCC5

■ PIN DESCRIPTION

• MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

Pin No.	Pin name	I/O circuit type*	Function
118	X0	A	Main clock oscillation input pin
119	X1		Main clock oscillation output pin
95	NMIX	B	Interrupt input pin without mask
123	RSTX	B	External reset input pin
116	MD0	C	Mode pin 0 (with high-voltage control)
117	MD1	C	Mode pin 1 (with high-voltage control)
131	P000	E	General-purpose I/O port
	INT2		INT2 external interrupt input pin
	SIN1		Multi-function serial ch.1 serial data input pin
132	P001	K	General-purpose I/O port
	SOT1		Multi-function serial ch.1 serial data output pin/ I^2C ch.1 serial data I/O pin (SDA)
133	P002	K	General-purpose I/O port
	SCK1		Multi-function serial ch.1 clock I/O pin/ I^2C ch.1 clock I/O pin (SCL)
134	P003	O	General-purpose I/O port
	TXENA		FlexRay ch.A operation enable output pin
	INT3		INT3 external interrupt input pin
	SIN2		Multi-function serial ch.2 serial data input pin
135	P004	N	General-purpose I/O port
	TXDA		FlexRay ch.A data output pin
	SOT2		Multi-function serial ch.2 serial data output pin
136	P005	N	General-purpose I/O port
	RXDA		FlexRay ch.A data input pin
	SCK2		Multi-function serial ch.2 clock I/O pin
137	P006	N	General-purpose I/O port
	TXENB		FlexRay ch.B operation enable output pin
	SCS2		Multi-function serial ch2 serial chip select I/O pin
138	P007	N	General-purpose I/O port
	TXDB		FlexRay ch.B data output pin
139	P010	N	General-purpose I/O port
	RXDB		FlexRay ch.B data input pin
140	P011	D	General-purpose I/O port
	TIOA0		Base timer ch.0 TIOA I/O pin
141	P012	D	General-purpose I/O port
	TIOB0		Base timer ch.0 TIOB I/O pin
142	P013	D	General-purpose I/O port
	TIOA1		Base timer ch.1 TIOA I/O pin
143	P014	D	General-purpose I/O port
	TIOB1		Base timer ch.1 TIOB I/O pin
2	P015	D	General-purpose I/O port
	TRG0		PPG ch.0 to ch.3 external trigger
3	P016	D	General-purpose I/O port
	TRG1		PPG ch.4 to ch.7 external trigger

FUJITSU

Pin No.	Pin name	I/O circuit type*	Function
4	P017	D	General-purpose I/O port
	TRG2		PPG ch.8 to ch.11 external trigger
5	P020	D	General-purpose I/O port
	TRG3		PPG ch.12 to ch.15 external trigger
	SIN3_1		Multi-function serial ch.3 serial data input pin (1)
6	P021	K	General-purpose I/O port
	TRG4		PPG16 to PPG19 external trigger
	SOT3_1		Multi-function serial ch.3 serial data output pin (1)/ I^2C ch.3 serial data I/O pin (1) (SDA)
7	P022	K	General-purpose I/O port
	TRG5		PPG ch.20 to ch.23 external trigger
	SCK3_1		Multi-function serial ch.3 clock I/O pin (1)/ I^2C ch.3 clock I/O pin (1) (SCL)
8	P023	D	General-purpose I/O port
	TIN0		Reload timer ch.0 event input pin
	SCS3_1		Multi-function serial ch.3 serial chip select I/O pin (1)
9	P024	D	General-purpose I/O port
	TIN1		Reload timer ch.1 event input pin
	SIN4_1		Multi-function serial ch.4 serial data input pin (1)
10	P025	K	General-purpose I/O port
	TIN2		Reload timer ch.2 event input pin
	SOT4_1		Multi-function serial ch.4 serial data output pin (1)/ I^2C ch.4 serial data I/O pin (1) (SDA)
11	P026	K	General-purpose I/O port
	TIN3		Reload timer ch.3 event input pin
	SCK4_1		Multi-function serial ch.4 clock I/O pin (1)/ I^2C ch.4 clock I/O pin (1) (SCL)
12	P027	D	General-purpose I/O port
	TOT0		Reload timer ch.0 output pin
	SCS40_1		Multi-function serial ch.4 serial chip select 0 I/O pin (1)
13	P030	D	General-purpose I/O port
	TOT1		Reload timer ch.1 output pin
	SCS41_1		Multi-function serial ch.4 serial chip select 1 output pin (1)
14	P031	D	General-purpose I/O port
	TOT2		Reload timer ch.2 output pin
	SCS42_1		Multi-function serial ch.4 serial chip select 2 output pin (1)
15	P032	D	General-purpose I/O port
	TOT3		Reload timer ch.3 output pin
	SCS43_1		Multi-function serial ch.4 serial chip select 3 output pin (1)
16	P033	D	General-purpose I/O port
17	P034	D	General-purpose I/O port
20	P035	D	General-purpose I/O port
	AIN0		Up/ down counter ch.0 AIN input pin
	RDC_U		RDC phase U output pin
21	P036	D	General-purpose I/O port
	BIN0		Up/ down counter ch.0 BIN input pin
	RDC_V		RDC phase V output pin

FUJITSU

Pin No.	Pin name	I/O circuit type*	Function
22	P037	D	General-purpose I/O port
	ZIN0		Up/ down counter ch.0 ZIN input pin
	RDC_W		RDC phase W output pin
23	P040	D	General-purpose I/O port
	AIN1		Up/ down counter ch.1 AIN input pin
	RDC_A		RDC phase A output pin
24	P041	D	General-purpose I/O port
	BIN1		Up/ down counter ch.1 BIN input pin
	RDC_B		RDC phase B output pin
25	P042	D	General-purpose I/O port
	ZIN1		Up/ down counter ch.1 ZIN input pin
	RDC_Z		RDC phase Z output pin
26	RDC_ACT	J	RDC operation status output pin
27	MAG_OUT	I	RDC excitation signal output pin
28	MAG_PLUS	H	RDC excitation external input pin +
29	MAG_MINUS	H	RDC excitation external input pin -
30	COS_OUT	I	RDC COS output pin
31	COS_MINUS	H	RDC COS input pin -
32	COS_PLUS	H	RDC COS input pin +
33	SIN_PLUS	H	RDC SIN input pin +
34	SIN_MINUS	H	RDC SIN input pin -
35	SIN_OUT	I	RDC SIN output pin
38	COS_IN	H	RDC COS coil earth leakage detection input pin
39	SIN_IN	H	RDC SIN coil earth leakage detection input pin
41	AREF2	I	RDC Aref output (AVcc0/2) pin
44	P060	D	General-purpose I/O port
	MM		Clock supervisor main clock missing output pin
45	P061	D	General-purpose I/O port
	IN6		16-bit input capture ch.6 external pulse input pin
46	P062	D	General-purpose I/O port
	FRCK0		Free-run timer ch.0 external clock input pin
	SCS40		Multi-function serial ch.4 serial chip select 0 I/O pin
47	P063	D	General-purpose I/O port
	FRCK1		Free-run timer ch.1 external clock input pin
	SCS41		Multi-function serial ch.4 serial chip select 1 output pin
48	P064	D	General-purpose I/O port
	FRCK2		Free-run timer ch.2 external clock input pin
	SCS42		Multi-function serial ch.4 serial chip select 2 output pin
49	P065	D	General-purpose I/O port
	FRCK3		Free-run timer ch.3 external clock input pin
	SCS43		Multi-function serial ch.4 serial chip select 3 output pin
50	P066	D	General-purpose I/O port
	FRCK4		Free-run timer ch.4 external clock input pin
	SCS3		Multi-function serial ch.3 serial chip select I/O pin
51	P067	D	General-purpose I/O port
	FRCK5		Free-run timer ch.5 external clock input pin

FUJITSU

Pin No.	Pin name	I/O circuit type*	Function
54	P070	F	General-purpose I/O port
	AN0		ADC analog 0 input pin
55	P071	F	General-purpose I/O port
	AN1		ADC analog 1 input pin
56	P072	G	General-purpose I/O port
	AN2		ADC analog 2 input pin
	SIN4		Multi-function serial ch.4 serial data input pin
	INT5		INT5 external interrupt input pin
57	P073	M	General-purpose I/O port
	AN3		ADC analog 3 input pin
	SOT4		Multi-function serial ch.4 serial data output pin/ I^2C ch.4 serial data I/O pin (SDA)
58	P074	M	General-purpose I/O port
	AN4		ADC analog 4 input pin
	SCK4		Multi-function serial ch.4 clock I/O pin/ I^2C ch.4 clock I/O pin (SCL)
59	P075	G	General-purpose I/O port
	AN5		ADC analog 5 input pin
	SIN3		Multi-function serial ch.3 serial data input pin
	INT4		INT4 external interrupt input pin
60	P076	M	General-purpose I/O port
	AN6		ADC analog 6 input pin
	SOT3		Multi-function serial ch.3 serial data output pin/ I^2C ch.3 serial data I/O pin (SDA)
61	P077	M	General-purpose I/O port
	AN7		ADC analog 7 input pin
	SCK3		Multi-function serial ch.3 clock I/O pin / I^2C ch.3 clock I/O pin (SCL)
64	P080	F	General-purpose I/O port
	AN8		ADC analog 8 input pin
	PPG0		PPG ch.0 output pin
65	P081	F	General-purpose I/O port
	AN9		ADC analog 9 input pin
	PPG1		PPG ch.1 output pin
66	P082	F	General-purpose I/O port
	AN10		ADC analog 10 input pin
	PPG2		PPG ch.2 output pin
67	P083	F	General-purpose I/O port
	AN11		ADC analog 11 input pin
	PPG3		PPG ch.3 output pin
68	P084	F	General-purpose I/O port
	AN12		ADC analog 12 input pin
	PPG4		PPG ch.4 output pin
69	P085	F	General-purpose I/O port
	AN13		ADC analog 13 input pin
	PPG5		PPG ch.5 output pin

Pin No.	Pin name	I/O circuit type*	Function
70	P086	F	General-purpose I/O port
	AN14		ADC analog 14 input pin
	PPG6		PPG ch.6 output pin
71	P087	F	General-purpose I/O port
	AN15		ADC analog 15 input pin
	PPG7		PPG ch.7 output pin
74	P090	D	General-purpose I/O port
	IN0		16-bit input capture ch.0 external pulse input pin
75	P091	D	General-purpose I/O port
	IN1		16-bit input capture ch.1 external pulse input pin
76	P092	D	General-purpose I/O port
	IN2		16-bit input capture ch.2 external pulse input pin
77	P093	D	General-purpose I/O port
	IN3		16-bit input capture ch.3 external pulse input pin
78	P094	D	General-purpose I/O port
	IN4		16-bit input capture ch.4 external pulse input pin
79	P095	D	General-purpose I/O port
	TX0		CAN transmission data 0 output pin
80	P096	E	General-purpose I/O port
	RX0		CAN reception data 0 input pin
	INT0		INT0 external interrupt input pin
81	P097	D	General-purpose I/O port
	IN5		16-bit input capture ch.5 external pulse input pin
85	P100	F	General-purpose I/O port
	PPG8		PPG ch.8 output pin
	AN16		ADC analog 16 input pin
86	P101	F	General-purpose I/O port
	PPG9		PPG ch.9 output pin
	AN17		ADC analog 17 input pin
87	P102	F	General-purpose I/O port
	PPG10		PPG ch.10 output pin
	AN18		ADC analog 18 input pin
88	P103	F	General-purpose I/O port
	PPG11		PPG ch.11 output pin
	AN19		ADC analog 19 input pin
89	P104	F	General-purpose I/O port
	PPG12		PPG ch.12 output pin
	AN20		ADC analog 20 input pin
90	P105	F	General-purpose I/O port
	PPG13		PPG ch.13 output pin
	AN21		ADC analog 21 input pin
91	P106	F	General-purpose I/O port
	PPG14		PPG ch.14 output pin
	AN22		ADC analog 22 input pin
92	P107	F	General-purpose I/O port
	PPG15		PPG ch.15 output pin
	AN23		ADC analog 23 input pin

DS705-00012-1v0-E

Pin No.	Pin name	I/O circuit type*	Function
96	P110	D	General-purpose I/O port
	TX1		CAN transmission data 1 output pin
97	P111	E	General-purpose I/O port
	RX1		CAN reception data 1 input pin
	INT1		INT1 external interrupt input pin
98	P112	D	General-purpose I/O port
	RTO0		Waveform generator ch.0 output pin
	PPG16		PPG ch.16 output pin
99	P113	D	General-purpose I/O port
	RTO1		Waveform generator ch.1 output pin
	PPG17		PPG ch.17 output pin
100	P114	D	General-purpose I/O port
	RTO2		Waveform generator ch.2 output pin
	PPG18		PPG ch.18 output pin
101	P115	D	General-purpose I/O port
	RTO3		Waveform generator ch.3 output pin
	PPG19		PPG ch.19 output pin
102	P116	D	General-purpose I/O port
	RTO4		Waveform generator ch.4 output pin
	PPG20		PPG ch.20 output pin
103	P117	D	General-purpose I/O port
	RTO5		Waveform generator ch.5 output pin
	PPG21		PPG ch.21 output pin
104	P120	D	General-purpose I/O port
	RTO6		Waveform generator ch.6 output pin
	PPG22		PPG ch.22 output pin
105	P121	D	General-purpose I/O port
	RTO7		Waveform generator ch.7 output pin
	PPG23		PPG ch.23 output pin
106	P122	D	General-purpose I/O port
	RTO8		Waveform generator ch.8 output pin
107	P123	D	General-purpose I/O port
	RTO9		Waveform generator ch.9 output pin
111	P124	D	General-purpose I/O port
	RTO10		Waveform generator ch.10 output pin
112	P125	D	General-purpose I/O port
	RTO11		Waveform generator ch.11 output pin
113	P126	E	General-purpose I/O port
	SIN0		Multi-function serial ch.0 serial data input pin
	INT6		INT6 external interrupt input pin
114	P127	K	General-purpose I/O port
	SOT0		Multi-function serial ch.0 serial data output pin/ I^2C ch.0 serial data I/O pin (SDA)
115	P130	K	General-purpose I/O port
	SCK0		Multi-function serial ch.0 clock I/O pin/ I^2C ch.0 clock I/O pin (SCL)

FUJITSU

Pin No.	Pin name	I/O circuit type*	Function
124	P131	D	General-purpose I/O port
	ADTG0		A/D converter ch.0 to ch.7 external trigger input pin
125	P132	D	General-purpose I/O port
	ADTG1		A/D converter ch.8 to ch.15 external trigger input pin
	SCS1		Multi-function serial ch.1 serial chip select I/O pin
126	P133	D	General-purpose I/O port
	ADTG2		A/D converter ch.16 to ch.23 external trigger input pin
	TX2		CAN transmission data 2 output pin
127	P134	E	General-purpose I/O port
	STOPWT		FlexRay Stopwatch input pin
	RX2		CAN reception data 2 input pin
	INT7		INT7 external interrupt input pin
	IN7		16-bit input capture ch.7 external pulse input pin
110	DEBUGIF	L	DEBUG I/F pin
121	P136	D	General-purpose I/O port
	DTTI0		Waveform generator output stop signal input pin 0
	MONCLK		Clock monitor output pin
122	P137	D	General-purpose I/O port
	DTTI1		Waveform generator output stop signal input pin 1
40	AVCC0	-	R/D converter power supply
84	AVCC3	-	A/D converter analog power supply
42	AVRH0	-	R/D converter upper limit reference voltage power supply
52	AVRH1	-	A/D converter upper limit reference voltage
62	AVRH2	-	A/D converter upper limit reference voltage
83	AVRH3	-	A/D converter upper limit reference voltage
43	AVSS0	-	R/D converter GND
	AVRL0		R/D converter lower limit reference voltage
53	AVSS1	-	A/D converter GND
	AVRL1		A/D converter lower limit reference voltage
63	AVSS2	-	A/D converter GND
	AVRL2		A/D converter lower limit reference voltage
82	AVSS3	-	A/D converter GND
	AVRL3		A/D converter lower limit reference voltage
130	C	-	External capacity connection output
18, 36, 93, 72, 109, 128, 144	VCC5	-	+5.0V power supply
1, 19, 37, 73, 94, 108, 120, 129	VSS	-	GND

*: For the I/O circuit types, see "■ I/O circuit type".

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

Pin No.	Pin name	I/O circuit type[1]	Function
118	X0	A	Main clock oscillation input pin
119	X1		Main clock oscillation output pin
95	NMIX	B	Interrupt input pin without mask
123	RSTX	B	External reset input pin
116	MD0	C	Mode pin 0 (with high-voltage control)
117	MD1	C	Mode pin 1 (with high-voltage control)
131	P000	E	General-purpose I/O port
	D16		External bus data bit16 I/O pin
	INT2		INT2 external interrupt input pin
	SIN1		Multi-function serial ch.1 serial data input pin
132	P001	K	General-purpose I/O port
	D17		External bus data bit17 I/O pin
	SOT1		Multi-function serial ch.1 serial data output pin/ I^2C ch.1 serial data I/O pin (SDA)
133	P002	K	General-purpose I/O port
	D18		External bus data bit18 I/O pin
	SCK1		Multi-function serial ch.1 clock I/O pin / I^2C ch.1 clock I/O pin (SCL)
134	P003	O	General-purpose I/O port
	D19		External bus data bit19 I/O pin
	TXENA		FlexRay ch.A operation enable output pin
	INT3		INT3 external interrupt input pin
	SIN2		Multi-function serial ch.2 serial data input pin
135	P004	N	General-purpose I/O port
	D20		External bus data bit20 I/O pin
	TXDA		FlexRay ch.A data output pin
	SOT2		Multi-function serial ch.2 serial data output pin
136	P005	N	General-purpose I/O port
	D21		External bus data bit21 I/O pin
	RXDA		FlexRay ch.A data input pin
	SCK2		Multi-function serial ch.2 clock I/O pin
137	P006	N	General-purpose I/O port
	D22		External bus data bit22 I/O pin
	TXENB		FlexRay ch.B operation enable output pin
	SCS2		Multi-function serial ch.2 serial chip select I/O pin
138	P007	N	General-purpose I/O port
	D23		External bus data bit23 I/O pin
	TXDB		FlexRay ch.B data output pin
139	P010	N	General-purpose I/O port
	D24		External bus data bit24 I/O pin
	RXDB		FlexRay ch.B data input pin
140	P011	D	General-purpose I/O port
	D25		External bus data bit25 I/O pin
	TIOA0		Base timer ch.0 TIOA I/O pin

Pin No.	Pin name	I/O circuit type[1]	Function
141	P012	D	General-purpose I/O port
	D26		External bus data bit26 I/O pin
	TIOB0		Base timer ch.0 TIOB I/O pin
142	P013	D	General-purpose I/O port
	D27		External bus data bit27 I/O pin
	TIOA1		Base timer ch.1 TIOA I/O pin
143	P014	D	General-purpose I/O port
	D28		External bus data bit28 I/O pin
	TIOB1		Base timer ch.1 TIOB I/O pin
2	P015	D	General-purpose I/O port
	D29		External bus data bit29 I/O pin
	TRG0		PPG ch.0 to ch.3 external trigger
3	P016	D	General-purpose I/O port
	D30		External bus data bit30 I/O pin
	TRG1		PPG ch.4 to ch.7 external trigger
4	P017	D	General-purpose I/O port
	D31		External bus data bit31 I/O pin
	TRG2		PPG ch.8 to ch.11 external trigger
5	P020	D	General-purpose I/O port
	ASX		External bus address strobe output pin
	TRG3		PPG ch.12 to ch.15 external trigger
	SIN3_1		Multi-function serial ch.3 serial data input pin (1)
6	P021	K	General-purpose I/O port
	CS0X		External bus chip select 0 output pin
	TRG4		PPG16 to PPG19 external trigger
	SOT3_1		Multi-function serial ch.3 serial data output pin (1)/ I^2C ch.3 serial data I/O pin (1) (SDA)
7	P022	K	General-purpose I/O port
	CS1X		External bus chip select 1 output pin
	TRG5		PPG ch.20 to ch.23 external trigger
	SCK3_1		Multi-function serial ch.3 clock I/O pin (1)/ I^2C ch.3 clock I/O pin (1) (SCL)
8	P023	D	General-purpose I/O port
	RDX		External bus read strobe output pin
	TIN0		Reload timer ch.0 event input pin
	SCS3_1		Multi-function serial ch.3 serial chip select I/O pin (1)
9	P024	D	General-purpose I/O port
	WR0X		External bus write strobe 0 output pin
	TIN1		Reload timer ch.1 event input pin
	SIN4_1		Multi-function serial ch.4 serial data input pin (1)
10	P025	K	General-purpose I/O port
	WR1X		External bus write strobe 1 output pin
	TIN2		Reload timer ch.2 event input pin
	SOT4_1		Multi-function serial ch.4 serial data output pin (1)/ I^2C ch.4 serial data I/O pin (1) (SDA)

FUJITSU

Pin No.	Pin name	I/O circuit type[1]	Function
11	P026	K	General-purpose I/O port
	A00		External bus address bit0 output pin
	TIN3		Reload timer ch.3 event input pin
	SCK4_1		Multi-function serial ch.4 clock I/O pin (1)/ I^2C ch.4 clock I/O pin (1) (SCL)
12	P027	D	General-purpose I/O port
	A01		External bus address bit1 output pin
	TOT0		Reload timer ch.0 output pin
	SCS40_1		Multi-function serial ch.4 serial chip select 0 I/O pin (1)
13	P030	D	General-purpose I/O port
	A02		External bus address bit2 output pin
	TOT1		Reload timer ch.1 output pin
	SCS41_1		Multi-function serial ch.4 serial chip select 1 output pin (1)
14	P031	D	General-purpose I/O port
	A03		External bus address bit3 output pin
	TOT2		Reload timer ch.2 output pin
	SCS42_1		Multi-function serial ch.4 serial chip select 2 output pin (1)
15	P032	D	General-purpose I/O port
	A04		External bus address bit4 output pin
	TOT3		Reload timer ch.3 output pin
	SCS43_1		Multi-function serial ch.4 serial chip select 3 output pin (1)
16	P033	D	General-purpose I/O port
	A05		External bus address bit5 output pin
17	P034	D	General-purpose I/O port
	A06		External bus address bit6 output pin
20	P035	D	General-purpose I/O port
	A07		External bus address bit7 output pin
	AIN0		Up/ down counter ch.0 AIN input pin
21	P036	D	General-purpose I/O port
	A08		External bus address bit8 output pin
	BIN0		Up/ down counter ch.0 BIN input pin
22	P037	D	General-purpose I/O port
	A09		External bus address bit9 output pin
	ZIN0		Up/ down counter ch.0 ZIN input pin
23	P040	D	General-purpose I/O port
	A10		External bus address bit10 output pin
	AIN1		Up/ down counter ch.1 AIN input pin
24	P041	D	General-purpose I/O port
	A11		External bus address bit11 output pin
	BIN1		Up/ down counter ch.1 BIN input pin
25	P042	D	General-purpose I/O port
	A12		External bus address bit12 output pin
	ZIN1		Up/ down counter ch.1 ZIN input pin
26	P043	D	General-purpose I/O port
	A13		External bus address bit13 output pin

Pin No.	Pin name	I/O circuit type[1]	Function
27	P044	P	General-purpose I/O port
	A14		External bus address bit14 output pin
	DAOUT		DAC analog output pin
28	P045	D	General-purpose I/O port
	A15		External bus address bit15 output pin
29	P046	D	General-purpose I/O port
	A16		External bus address bit16 output pin
30	P047	D	General-purpose I/O port
	A17		External bus address bit17 output pin
31	P050	D	General-purpose I/O port
	A18		External bus address bit18 output pin
32	P051	D	General-purpose I/O port
	A19		External bus address bit19 output pin
33	P052	D	General-purpose I/O port
	A20		External bus address bit20 output pin
34	P053	D	General-purpose I/O port
	A21		External bus address bit21 output pin
35	P054	D	General-purpose I/O port
	SYSCLK		External bus system clock output pin
38	P055	D	General-purpose I/O port
	CS2X		External bus chip select 2 output pin
39	P056	D	General-purpose I/O port
	CS3X		External bus chip select 3 output pin
41	P057	D	General-purpose I/O port
	RDY		External bus ready input pin
44	P060	D	General-purpose I/O port
	MM		Clock supervisor main clock missing output pin
45	P061	D	General-purpose I/O port
	IN6		16-bit input capture ch.6 external pulse input pin
46	P062	D	General-purpose I/O port
	FRCK0		Free-run timer ch.0 external clock input pin
	SCS40		Multi-function serial ch.4 serial chip select 0 I/O pin
47	P063	D	General-purpose I/O port
	FRCK1		Free-run timer ch.1 external clock input pin
	SCS41		Multi-function serial ch.4 serial chip select 1 output pin
48	P064	D	General-purpose I/O port
	FRCK2		Free-run timer ch.2 external clock input pin
	SCS42		Multi-function serial ch.4 serial chip select 2 output pin
49	P065	D	General-purpose I/O port
	FRCK3		Free-run timer ch.3 external clock input pin
	SCS43		Multi-function serial ch.4 serial chip select 3 output pin
50	P066	D	General-purpose I/O port
	FRCK4		Free-run timer ch.4 external clock input pin
	SCS3		Multi-function serial ch.3 serial chip select I/O pin
51	P067	D	General-purpose I/O port
	FRCK5		Free-run timer ch.5 external clock input pin

Pin No.	Pin name	I/O circuit type[1]	Function
54	P070	F	General-purpose I/O port
	AN0		ADC analog 0 input pin
55	P071	F	General-purpose I/O port
	AN1		ADC analog 1 input pin
56	P072	G	General-purpose I/O port
	AN2		ADC analog 2 input pin
	SIN4		Multi-function serial ch.4 serial data input pin
	INT5		INT5 external interrupt input pin
57	P073	M	General-purpose I/O port
	AN3		ADC analog 3 input pin
	SOT4		Multi-function serial ch.4 serial data output pin I^2C ch.4 serial data I/O pin (SDA)
58	P074	M	General-purpose I/O port
	AN4		ADC analog 4 input pin
	SCK4		Multi-function serial ch.4 clock I/O / I^2C ch.4 clock I/O pin (SCL)
59	P075	G	General-purpose I/O port
	AN5		ADC analog 5 input pin
	SIN3		Multi-function serial ch.3 serial data input pin
	INT4		INT4 external interrupt input pin
60	P076	M	General-purpose I/O port
	AN6		ADC analog 6 input pin
	SOT3		Multi-function serial ch.3 serial data output pin / I^2C ch.3 serial data I/O pin (SDA)
61	P077	M	General-purpose I/O port
	AN7		ADC analog 7 input pin
	SCK3		Multi-function serial ch.3 clock I/O pin / I^2C ch.3 clock I/O pin (SCL)
64	P080	F	General-purpose I/O port
	AN8		ADC analog 8 input pin
	PPG0		PPG ch.0 output pin
65	P081	F	General-purpose I/O port
	AN9		ADC analog 9 input pin
	PPG1		PPG ch.1 output pin
66	P082	F	General-purpose I/O port
	AN10		ADC analog 10 input pin
	PPG2		PPG ch.2 output pin
67	P083	F	General-purpose I/O port
	AN11		ADC analog 11 input pin
	PPG3		PPG ch.3 output pin
68	P084	F	General-purpose I/O port
	AN12		ADC analog 12 input pin
	PPG4		PPG ch.4 output pin
69	P085	F	General-purpose I/O port
	AN13		ADC analog 13 input pin
	PPG5		PPG ch.5 output pin

MB91580L Series

Pin No.	Pin name	I/O circuit type[1]	Function
70	P086	F	General-purpose I/O port
	AN14		ADC analog 14 input pin
	PPG6		PPG ch.6 output pin
71	P087	F	General-purpose I/O port
	AN15		ADC analog 15 input pin
	PPG7		PPG ch.7 output pin
74	P090	D	General-purpose I/O port
	IN0		16-bit input capture ch.0 external pulse input pin
75	P091	D	General-purpose I/O port
	IN1		16-bit input capture ch.1 external pulse input pin
76	P092	D	General-purpose I/O port
	IN2		16-bit input capture ch.2 external pulse input pin
77	P093	D	General-purpose I/O port
	IN3		16-bit input capture ch.3 external pulse input pin
78	P094	D	General-purpose I/O port
	IN4		16-bit input capture ch.4 external pulse input pin
79	P095	D	General-purpose I/O port
	TX0		CAN transmission data 0 output pin
80	P096	E	General-purpose I/O port
	RX0		CAN reception data 0 input pin
	INT0		INT0 external interrupt input pin
81	P097	D	General-purpose I/O port
	IN5		16-bit input capture ch.5 external pulse input pin
85	P100	F	General-purpose I/O port
	PPG8		PPG ch.8 output pin
	AN16		ADC analog 16 input pin
86	P101	F	General-purpose I/O port
	PPG9		PPG ch.9 output pin
	AN17		ADC analog 17 input pin
87	P102	F	General-purpose I/O port
	PPG10		PPG ch.10 output pin
	AN18		ADC analog 18 input pin
88	P103	F	General-purpose I/O port
	PPG11		PPG ch.11 output pin
	AN19		ADC analog 19 input pin
89	P104	F	General-purpose I/O port
	PPG12		PPG ch.12 output pin
	AN20		ADC analog 20 input pin
90	P105	F	General-purpose I/O port
	PPG13		PPG ch.13 output pin
	AN21		ADC analog 21 input pin
91	P106	F	General-purpose I/O port
	PPG14		PPG ch.14 output pin
	AN22		ADC analog 22 input pin
92	P107	F	General-purpose I/O port
	PPG15		PPG ch.15 output pin
	AN23		ADC analog 23 input pin

Pin No.	Pin name	I/O circuit type[1]	Function
96	P110	D	General-purpose I/O port
	TX1		CAN transmission data 1 output pin
97	P111	E	General-purpose I/O port
	RX1		CAN reception data 1 input pin
	INT1		INT1 external interrupt input pin
98	P112	D	General-purpose I/O port
	RTO0		Waveform generator ch.0 output pin
	PPG16		PPG ch.16 output pin
99	P113	D	General-purpose I/O port
	RTO1		Waveform generator ch.1 output pin
	PPG17		PPG ch.17 output pin
100	P114	D	General-purpose I/O port
	RTO2		Waveform generator ch.2 output pin
	PPG18		PPG ch.18 output pin
101	P115	D	General-purpose I/O port
	RTO3		Waveform generator ch.3 output pin
	PPG19		PPG ch.19 output pin
102	P116	D	General-purpose I/O port
	RTO4		Waveform generator ch.4 output pin
	PPG20		PPG ch.20 output pin
103	P117	D	General-purpose I/O port
	RTO5		Waveform generator ch.5 output pin
	PPG21		PPG ch.21 output pin
104	P120	D	General-purpose I/O port
	RTO6		Waveform generator ch.6 output pin
	PPG22		PPG ch.22 output pin
105	P121	D	General-purpose I/O port
	RTO7		Waveform generator ch.7 output pin
	PPG23		PPG ch.23 output pin
106	P122	D	General-purpose I/O port
	RTO8		Waveform generator ch.8 output pin
107	P123	D	General-purpose I/O port
	RTO9		Waveform generator ch.9 output pin
111	P124	D	General-purpose I/O port
	RTO10		Waveform generator ch.10 output pin
112	P125	D	General-purpose I/O port
	RTO11		Waveform generator ch.11 output pin
113	P126	E	General-purpose I/O port
	SIN0		Multi-function serial ch.0 serial data input pin
	INT6		INT6 external interrupt input pin
114	P127	K	General-purpose I/O port
	SOT0		Multi-function serial ch.0 serial data output pin/ I^2C ch.0 serial data I/O pin (SDA)
115	P130	K	General-purpose I/O port
	SCK0		Multi-function serial ch.0 clock I/O pin/ I^2C ch.0 clock I/O pin (SCL)

Pin No.	Pin name	I/O circuit type[1]	Function
124	P131	D	General-purpose I/O port
	ADTG0		A/D converter ch.0 to ch.7 external trigger input pin
125	P132	D	General-purpose I/O port
	ADTG1		A/D converter ch.8 to ch.15 external trigger input pin
	SCS1		Multi-function serial ch.1 serial chip select I/O pin
126	P133	D	General-purpose I/O port
	ADTG2		A/D converter ch.16 to ch.23 external trigger input pin
	TX2		CAN transmission data 2 output pin
127	P134	E	General-purpose I/O port
	STOPWT		FlexRay Stopwatch input pin
	RX2		CAN reception data 2 input pin
	INT7		INT7 external interrupt input pin
	IN7		16-bit input capture ch.7 external pulse input pin
110	DEBUGIF	L	DEBUG I/F pin
121	P136	D	General-purpose I/O port
	DTTI0		Waveform generator output stop signal input pin 0
	MONCLK		Clock monitor output pin
122	P137	D	General-purpose I/O port
	DTTI1		Waveform generator output stop signal input pin 1
40	AVCC0	-	*2
84	AVCC3	-	A/D converter analog power supply
42	AVRH0	-	*2
52	AVRH1	-	A/D converter upper limit reference voltage
62	AVRH2	-	A/D converter upper limit reference voltage
83	AVRH3	-	A/D converter upper limit reference voltage
43	AVSS0	-	*3
	AVRL0		*3
53	AVSS1	-	A/D converter GND
	AVRL1		A/D converter lower limit reference voltage
63	AVSS2	-	A/D converter GND
	AVRL2		A/D converter lower limit reference voltage
82	AVSS3	-	A/D converter GND
	AVRL3		A/D converter lower limit reference voltage
130	C	-	External capacity connection output pin
18, 36, 93, 72, 109, 128, 144	VCC5	-	+5.0V power supply
1, 19, 37, 73, 94, 108, 120, 129	VSS	-	GND

*1: For the I/O circuit types, see "■ I/O circuit type".

*2: The MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD do not use this pin. Connect it with the VCC5 pin.

*3: The MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD do not use this pin. Connect it with the VSS pin.

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		Oscillation feedback resistor: Approx. 1 MΩ
B		• CMOS hysteresis input • With 50 kΩ pull-up resistor
C		• Schmitt input • With high withstand voltage control
D		• General-purpose I/O port • CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA • With 50kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) • Automotive input (0.8Vcc/0.5Vcc)

Type	Circuit	Remarks
E		• General-purpose I/O port • CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) During standby, the input value retains the previous value. • Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.
F		• With analog input, general-purpose I/O port • CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) • Automotive input (0.8Vcc/0.5Vcc)

Type	Circuit	Remarks
G	Pull-up control, P-ch, P-ch, Digital output, N-ch, R, CMOS hysteresis input, Automotive input, Standby control, Analog input	• With analog input, general-purpose I/O port • CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) During standby, the input value retains the previous value. • Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.
H[*]	Analog input	Analog input
I[*]	Analog output	Analog output
J[*]	P-ch, Digital output, N-ch	CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA
K	Pull-up control, P-ch, P-ch, Digital output, N-ch, R, CMOS hysteresis input, Automotive input, Standby control	• With I^2C, general-purpose I/O port • CMOS level output I_{OH}=-3mA, I_{OL}=3mA (at I^2C output) I_{OH}=-2/-5mA, I_{OL}=2/5mA (other than above) • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) • Automotive input (0.8Vcc/0.5Vcc)

Type	Circuit	Remarks
L	TTL schmitt input	Open drain I/O
M	Pull-up control / P-ch / P-ch / N-ch / Digital output / R / CMOS hysteresis input / Automotive input / Standby control / Analog input	• With analog input, I^2C, general-purpose I/O port • CMOS level output I_{OH}=-3mA, I_{OL}=3mA (at I^2C output) I_{OH}=-2/-5mA, I_{OL}=2/5mA (other than above) • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) • Automotive input (0.8Vcc/0.5Vcc)
N	Pull-up control / P-ch / P-ch / N-ch / Digital output / R / FlexRay input / Automotive input / Standby control / Analog output	• With analog output, general-purpose I/O port • CMOS level output I_{OH}=-2/-4mA, I_{OL}=2/4mA • With 50 kΩ pull-up resistor control • FlexRay input (0.65Vcc/0.35Vcc) • Automotive input (0.8Vcc/0.5Vcc)

FUJITSU

Type	Circuit	Remarks
O		• With analog output, general-purpose I/O port • CMOS level output I_{OH}=-2/-4mA, I_{OL}=2/4mA • With 50 kΩ pull-up resistor control • FlexRay input (0.65Vcc/0.35Vcc) During standby, the input value retains the previous value. • Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.
P		• With D/A converter output, general-purpose I/O port • CMOS level output I_{OH}=-2/-5mA, I_{OL}=2/5mA • With 50 kΩ pull-up resistor control • CMOS hysteresis input (0.7Vcc/0.3Vcc) • Automotive input (0.8Vcc/0.5Vcc)

*: MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC only

■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

• Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

• Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

• Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high-voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

(1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.

(2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-1Ea

FUJITSU

• Observance of Safety Regulations and Standards
Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

• Fail-Safe Design
Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

• Precautions Related to Usage of Devices
FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

• Lead Insertion Type
Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

• Surface Mount Type
Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

• Lead-Free Packaging
   CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

• Storage of Semiconductor Devices
   Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

   (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.

   (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
      When you open Dry Package that recommends humidity 40% to 70% relative humidity.

   (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.

   (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

• Baking
   Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

   Condition: 125°C/24 h

• Static Electricity
   Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

   (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.

   (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.

   (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
      Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

   (4) Ground all fixtures and instruments, or protect with anti-static measures.

   (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3.   Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.
http://edevice.fujitsu.com/fj/handling-e.pdf

■ HANDLING DEVICES
The latch-up prevention and pin processing are explained below.

• For latch-up prevention
If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC and VSS pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.
Also, the analog power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3) and analog input must not exceed the digital power supply (VCC5) when the power supply to the analog system is turned on or off.
In the correct power-on sequence, turn on the digital power supply voltage (VCC5) and analog power supply voltages (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3) simultaneously. Alternatively, turn on the digital power supply voltage (VCC5) first, and then turn on the analog power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3).

*: MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC only

• Treatment of unused pins
If unused input pins are left open, they may cause a permanent damage to the device due to device malfunction or latch-up. Connect a 2kΩ or higher resistor to each of unused input pins for pull-up or pull-down processing.
Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

• Power supply pins
The device is designed to ensure that if the device contains multiple VCC or VSS pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown below, all VSS power supply pins must be treated in the similar way. If multiple VCC or VSS systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Power Supply Input Pins

The power supply pins should be connected to VCC and VSS of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between VCC and VSS pins.

- Crystal oscillation circuit
  An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.
  The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

- Mode pin (MD[1:0])
  Connect the MD[1:0] mode pin to the VCC or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

- During power-on
  To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50μs or longer (between 0.2V and 2.7V) during power-on.

- Notes during PLL clock operation
  When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self oscillator circuit built in the PLL. This operation is not guaranteed.

- Treatment of R/D converter* and A/D converter power supply pins
  Connect the pins to have AVCC0 = AVCC3 = AVRH0 = AVRH1=AVRH2=AVRH3=VCC and AVSS0/AVRL0=AVSS1/AVRL1=AVSS2/AVRL2=AVSS3/AVRL3=VSS even if the R/D converter* and the A/D converter are not used.

- Note on using external clock
  The external clock is unsupported.
  External direct clock input cannot use.

- Power-on sequence of R/D converter* and A/D converter power supply analog inputs
  Be sure to turn on the digital power supply (VCC5) first, and then turn on the R/D converter* and A/D converter power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3, AVRL0*, AVRL1, AVRL2, AVRL3) and analog inputs (MAG_PLUS*, MAG_MINUS*, COS_PLUS*, COS_MINUS*, SIN_PLUS*, SIN_MINUS*, COS_IN*, SIN_IN*, AN0 to AN23). Also, turn off the R/D converter* and A/D converter power supplies (AVCC0*, AVCC3, AVRH0*, AVRH1, AVRH2, AVRH3, AVRL0*, AVRL1, AVRL2, AVRL3) and analog inputs (MAG_PLUS*, MAG_MINUS*, COS_PLUS*, COS_MINUS*, SIN_PLUS*, SIN_MINUS*, COS_IN*, SIN_IN*, AN0 to AN23) first, and then turn off the digital power supply (VCC5). When the AVRH0*, AVRH1, AVRH2, and AVRH3 pin voltages are turned on or off, they must not exceed AVCC0* and AVCC3. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVCC0* or AVCC3. (However, the analog power supply voltage and digital power supply voltage can be turned on or off simultaneously.)

- Treatment of C pin
  This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

  *: MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC only

■ APPLICATION NOTES

• Function Switching of a Multiplexed Port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see "I/O PORTS" in Hardware Manual.

*: MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD only

• Low-power Consumption Mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in the "Activating the sleep mode, watch mode, or stop mode" or the "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL" in Hardware Manual.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

• Notes When Writing Data in a Register Having the Status Flag

When writing data in the register that has a status flag (especially, an interrupt request flag) to control function, take care not to clear its status flag erroneously.

The program must be written not to clear the flag to the status bit, and to set the control bits to have the desired value.

Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) The Byte, Half-word, or Word access must be used to write data in the control bits and status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.

Note: These points can be ignored because the bit instructions already take the points into consideration for registers that support read-modify-write (RMW) operations. These points must be considered when using the bit instructions for registers that do not support RMW operations.

■ BLOCK DIAGRAM

• MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

FUJITSU

■ MEMORY MAP

• MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

M B 91F585LA/F585LC

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(48KB)
0001_C000 H	Reserved
0007_0000 H	Flash memory (512+64)KB
0010_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
FFFF_FFFF H	

M B 91F586LA/F586LC

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(64KB)
0002_0000 H	Reserved
0007_0000 H	Flash memory (768+64)KB
0014_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
FFFF_FFFF H	

M B 91F587LA/F587LC

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(96KB)
0002_8000 H	Reserved
0007_0000 H	Flash memory (1024+64)KB
0018_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
FFFF_FFFF H	

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

MB91F585LB/F585LD

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(48KB)
0001_C000 H	Reserved
0007_0000 H	Flash memory (512+64)KB
0010_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
0040_0000 H	External bus area
FFFF_FFFF H	

MB91F586LB/F586LD

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(64KB)
0002_0000 H	Reserved
0007_0000 H	Flash memory (768+64)KB
0014_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
0040_0000 H	External bus area
FFFF_FFFF H	

MB91F587LB/F587LD

Address	Region
0000_0000 H	I/O area
0000_4000 H	BackUp RAM(8KB)
0000_6000 H	I/O area
0001_0000 H	RAM(96KB)
0002_8000 H	Reserved
0007_0000 H	Flash memory (1024+64)KB
0018_0000 H	Reserved
0033_0000 H	WorkFlash (64KB)
0034_0000 H	Reserved
0040_0000 H	External bus area
FFFF_FFFF H	

FUJITSU

■ I/O MAP

The following I/O map shows the relationship between memory space and registers for peripheral resources.

• Legend of I/O Map

Read/Write attribute (R: Read W: Write)

Address	Address offset value/Register name				Block
	+ 0	+ 1	+ 2	+ 3	
000090$_H$	BT1TMR [R] H 00000000 00000000		BT1TMCR [R/W] B,H,W 00000000 00000000		Base timer 1
000094$_H$	-	BT1STC [R/W] B 00000000	-	-	
000098$_H$	BT1PCSR/BT1PRLL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000		
00009C$_H$	BTSEL [R/W] B ----0000	-	BTSSSR [W] B, H --------------11		
0000A0$_H$	ADERH [R/W] B, H, W 00000000 00000000		ADERL [R/W] B, H, W 00000000 00000000		A/D converter
0000A4$_H$	ADCS1 [R/W] B,H,W 00000000	ADCS0 [R/W] B,H,W 00000000	ADCR1 [R] B,H,W ------XX	ADCR0 [R] B,H,W XXXXXXXX	
0000A8$_H$	ADCT1 [R/W] B,H,W 00010000	ADCT0 [R/W] B,H,W 00101100	ADSCH [R/W] B,H,W ---00000	ADECH [R/W] B,H,W ---00000	

Data access attribute
B: Byte
H: Half-word
W: Word
(Note)
The access by the data access attribute not described is disabled.

Initial register value after reset

The initial register values after reset are indicated as follows:

"1": Initial value "1"
"0": Initial value "0"
"X": Initial value undefined
"-": Reserved bit/Undefined bit
"*": Initial value "0" or "1" according to the setting

Note:

It is prohibited to access addresses not described here.

MB91580L Series

• MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000000$_H$	PDR00[R/W] B,H,W XXXXXXXX	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	Port data register
000004$_H$	PDR04[R/W] B,H,W -----XXX	-	PDR06[R/W] B,H,W XXXXXXXX	PDR07[R/W] B,H,W XXXXXXXX	
000008$_H$	PDR08[R/W] B,H,W XXXXXXXX	PDR09[R/W] B,H,W XXXXXXXX	PDR10[R/W] B,H,W XXXXXXXX	PDR11[R/W] B,H,W XXXXXXXX	
00000C$_H$	PDR12[R/W] B,H,W XXXXXXXX	PDR13[R/W] B,H,W XX-XXXXX	-	-	
000010$_H$ | 000038$_H$	-	-	-	-	Reserved
00003C$_H$	WDTCR0[R/W] B,H,W -0--0000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W ----0010	WDTCPR1[W] B,H,W 00000000	Watchdog timer [S]
000040$_H$	-	-	-		Reserved
000044$_H$	DICR[R/W] B -------0	-	-	-	Delay interrupt
000048$_H$ | 00005C$_H$	-		-		Reserved
000060$_H$	TMRLRA0[R/W] H XXXXXXXX XXXXXXXX		TMR0[R] H XXXXXXXX XXXXXXXX		Reload timer 0
000064$_H$	TMRLRB0[R/W] H XXXXXXXX XXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000		
000068$_H$ | 00007C$_H$	-	-	-	-	Reserved
000080$_H$	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0
000084$_H$	BT0TMCR2[R/W] B -------0	BT0STC[R/W] B -0-0-0-0	-	-	
000088$_H$	BT0PCSR/BT0PRLL[R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000		
00008C$_H$	-	-	-	-	
000090$_H$	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -0000000 00000000		Base timer 1
000094$_H$	BT1TMCR2[R/W] B -------0	BT1STC[R/W] B -0-0-0-0	-	-	
000098$_H$	BT1PCSR/BT1PRLL[R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF[R/W] H 00000000 00000000		
00009C$_H$	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H -------- ------11		Base timer 0,1

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0000A0$_H$ | 0000FC$_H$	-	-	-	-	Reserved
000100$_H$	TMRLRA1[R/W] H XXXXXXXX XXXXXXXX		TMR1[R] H XXXXXXXX XXXXXXXX		Reload timer 1
000104$_H$	TMRLRB1[R/W] H XXXXXXXX XXXXXXXX		TMCSR1[R/W] B,H,W 00000000 0-000000		
000108$_H$	TMRLRA2[R/W] H XXXXXXXX XXXXXXXX		TMR2[R] H XXXXXXXX XXXXXXXX		Reload timer 2
00010C$_H$	TMRLRB2[R/W] H XXXXXXXX XXXXXXXX		TMCSR2[R/W] B,H,W 00000000 0-000000		
000110$_H$	TMRLRA3[R/W] H XXXXXXXX XXXXXXXX		TMR3[R] H XXXXXXXX XXXXXXXX		Reload timer 3
000114$_H$	TMRLRB3[R/W] H XXXXXXXX XXXXXXXX		TMCSR3[R/W] B,H,W 00000000 0-000000		
000118$_H$ | 00011C$_H$	-	-	-	-	Reserved
000120$_H$	IRPR0H[R] B,H,W 00------	IRPR0L[R] B,H,W 00------	IRPR1H[R] B,H,W 00------	IRPR1L[R] B,H,W --------	Interrupt request batch read register
000124$_H$	IRPR2H[R] B,H,W --------	IRPR2L[R] B,H,W 0000----	IRPR3H[R] B,H,W 00------	IRPR3L[R] B,H,W 00------	
000128$_H$	IRPR4H[R] B,H,W 00------	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00------	IRPR5L[R] B,H,W 00------	
00012C$_H$	IRPR6H[R] B,H,W 000000--	IRPR6L[R] B,H,W 000000--	IRPR7H[R] B,H,W 000000--	IRPR7L[R] B,H,W 000000--	
000130$_H$	IRPR8H[R] B,H,W 000000--	IRPR8L[R] B,H,W 00------	IRPR9H[R] B,H,W 00------	IRPR9L[R] B,H,W 00------	
000134$_H$	IRPR10H[R] B,H,W 00------	IRPR10L[R] B,H,W 00------	IRPR11H[R] B,H,W 00------	IRPR11L[R] B,H,W 0000000-	
000138$_H$	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 00000000	IRPR13L[R] B,H,W 00000000	
00013C$_H$	IRPR14H[R] B,H,W 00------	IRPR14L[R] B,H,W 00------	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 00000---	
000140$_H$	IRPR16H[R] B,H,W 00------	IRPR16L[R] B,H,W 00------	IRPR17H[R] B,H,W 00------	IRPR17L[R]B,H,W 00------	
000144$_H$	IRPR18H[R] B,H,W 00------	IRPR18L[R] B,H,W 000000--	-	-	
000148$_H$ | 0001FC$_H$	-	-	-	-	Reserved
000200$_H$	PCN0[R/W] B,H,W 00000000 000000-0		PCSR0[W] H,W XXXXXXXX XXXXXXXX		PPG0
000204$_H$	PDUT0[W] H,W XXXXXXXX XXXXXXXX		PTMR0[R] H,W 11111111 11111111		
000208$_H$	PCN1[R/W] B,H,W 00000000 000000-0		PCSR1[W] H,W XXXXXXXX XXXXXXXX		PPG1
00020C$_H$	PDUT1[W] H,W XXXXXXXX XXXXXXXX		PTMR1[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000210H	PCN2[R/W] B,H,W 00000000 000000-0		PCSR2[W] H,W XXXXXXXX XXXXXXXX		PPG2
000214H	PDUT2[W] H,W XXXXXXXX XXXXXXXX		PTMR2[R] H,W 11111111 11111111		
000218H	PCN3[R/W] B,H,W 00000000 000000-0		PCSR3[W] H,W XXXXXXXX XXXXXXXX		PPG3
00021CH	PDUT3[W] H,W XXXXXXXX XXXXXXXX		PTMR3[R] H,W 11111111 11111111		
000220H	PCN4[R/W] B,H,W 00000000 000000-0		PCSR4[W] H,W XXXXXXXX XXXXXXXX		PPG4
000224H	PDUT4[W] H,W XXXXXXXX XXXXXXXX		PTMR4[R] H,W 11111111 11111111		
000228H	PCN5[R/W] B,H,W 00000000 000000-0		PCSR5[W] H,W XXXXXXXX XXXXXXXX		PPG5
00022CH	PDUT5[W] H,W XXXXXXXX XXXXXXXX		PTMR5[R] H,W 11111111 11111111		
000230H	PCN6[R/W] B,H,W 00000000 000000-0		PCSR6[W] H,W XXXXXXXX XXXXXXXX		PPG6
000234H	PDUT6[W] H,W XXXXXXXX XXXXXXXX		PTMR6[R] H,W 11111111 11111111		
000238H	PCN7[R/W] B,H,W 00000000 000000-0		PCSR7[W] H,W XXXXXXXX XXXXXXXX		PPG7
00023CH	PDUT7[W] H,W XXXXXXXX XXXXXXXX		PTMR7[R] H,W 11111111 11111111		
000240H	PCN8[R/W] B,H,W 00000000 000000-0		PCSR8[W] H,W XXXXXXXX XXXXXXXX		PPG8
000244H	PDUT8[W] H,W XXXXXXXX XXXXXXXX		PTMR8[R] H,W 11111111 11111111		
000248H	PCN9[R/W] B,H,W 00000000 000000-0		PCSR9[W] H,W XXXXXXXX XXXXXXXX		PPG9
00024CH	PDUT9[W] H,W XXXXXXXX XXXXXXXX		PTMR9[R] H,W 11111111 11111111		
000250H	PCN10[R/W] B,H,W 00000000 000000-0		PCSR10[W] H,W XXXXXXXX XXXXXXXX		PPG10
000254H	PDUT10[W] H,W XXXXXXXX XXXXXXXX		PTMR10[R] H,W 11111111 11111111		
000258H	PCN11[R/W] B,H,W 00000000 000000-0		PCSR11[W] H,W XXXXXXXX XXXXXXXX		PPG11
00025CH	PDUT11[W] H,W XXXXXXXX XXXXXXXX		PTMR11[R] H,W 11111111 11111111		
000260H	PCN12[R/W] B,H,W 00000000 000000-0		PCSR12[W] H,W XXXXXXXX XXXXXXXX		PPG12
000264H	PDUT12[W] H,W XXXXXXXX XXXXXXXX		PTMR12[R] H,W 11111111 11111111		
000268H	PCN13[R/W] B,H,W 00000000 000000-0		PCSR13[W] H,W XXXXXXXX XXXXXXXX		PPG13
00026CH	PDUT13[W] H,W XXXXXXXX XXXXXXXX		PTMR13[R] H,W 11111111 11111111		
000270H	PCN14[R/W] B,H,W 00000000 000000-0		PCSR14[W] H,W XXXXXXXX XXXXXXXX		PPG14
000274H	PDUT14[W] H,W XXXXXXXX XXXXXXXX		PTMR14[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000278$_H$	PCN15[R/W] B,H,W 00000000 000000-0		PCSR15[W] H,W XXXXXXXX XXXXXXXX		PPG15
00027C$_H$	PDUT15[W] H,W XXXXXXXX XXXXXXXX		PTMR15[R] H,W 11111111 11111111		
000280$_H$	PCN16[R/W] B,H,W 00000000 000000-0		PCSR16[W] H,W XXXXXXXX XXXXXXXX		PPG16
000284$_H$	PDUT16[W] H,W XXXXXXXX XXXXXXXX		PTMR16[R] H,W 11111111 11111111		
000288$_H$	PCN17[R/W] B,H,W 00000000 000000-0		PCSR17[W] H,W XXXXXXXX XXXXXXXX		PPG17
00028C$_H$	PDUT17[W] H,W XXXXXXXX XXXXXXXX		PTMR17[R] H,W 11111111 11111111		
000290$_H$	PCN18[R/W] B,H,W 00000000 000000-0		PCSR18[W] H,W XXXXXXXX XXXXXXXX		PPG18
000294$_H$	PDUT18[W] H,W XXXXXXXX XXXXXXXX		PTMR18[R] H,W 11111111 11111111		
000298$_H$	PCN19[R/W] B,H,W 00000000 000000-0		PCSR19[W] H,W XXXXXXXX XXXXXXXX		PPG19
00029C$_H$	PDUT19[W] H,W XXXXXXXX XXXXXXXX		PTMR19[R] H,W 11111111 11111111		
0002A0$_H$	PCN20[R/W] B,H,W 00000000 000000-0		PCSR20[W] H,W XXXXXXXX XXXXXXXX		PPG20
0002A4$_H$	PDUT20[W] H,W XXXXXXXX XXXXXXXX		PTMR20[R] H,W 11111111 11111111		
0002A8$_H$	PCN21[R/W] B,H,W 00000000 000000-0		PCSR21[W] H,W XXXXXXXX XXXXXXXX		PPG21
0002AC$_H$	PDUT21[W] H,W XXXXXXXX XXXXXXXX		PTMR21[R] H,W 11111111 11111111		
0002B0$_H$	PCN22[R/W] B,H,W 00000000 000000-0		PCSR22[W] H,W XXXXXXXX XXXXXXXX		PPG22
0002B4$_H$	PDUT22[W] H,W XXXXXXXX XXXXXXXX		PTMR22[R] H,W 11111111 11111111		
0002B8$_H$	PCN23[R/W] B,H,W 00000000 000000-0		PCSR23[W] H,W XXXXXXXX XXXXXXXX		PPG23
0002BC$_H$	PDUT23[W] H,W XXXXXXXX XXXXXXXX		PTMR23[R] H,W 11111111 11111111		
0002C0$_H$	GTRS0[R/W] B,H,W -0000000 -0000000		GTRS1[R/W] B,H,W -0000000 -0000000		PPG Control
0002C4$_H$	GTRS2[R/W] B,H,W -0000000 -0000000		GTRS3[R/W] B,H,W -0000000 -0000000		
0002C8$_H$	GTRS4[R/W] B,H,W -0000000 -0000000		GTRS5[R/W] B,H,W -0000000 -0000000		
0002CC$_H$	GTRS6[R/W] B,H,W -0000000 -0000000		GTRS7[R/W] B,H,W -0000000 -0000000		
0002D0$_H$	GTRS8[R/W] B,H,W -0000000 -0000000		GTRS9[R/W] B,H,W -0000000 -0000000		
0002D4$_H$	GTRS10[R/W] B,H,W -0000000 -0000000		GTRS11[R/W] B,H,W -0000000 -0000000		
0002D8$_H$	GTREN0[R/W] H,W 00000000 00000000		GTREN1[R/W] H,W -------- 00000000		
0002DC$_H$	-		-		Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0002E0$_H$	-	GATEC0[R/W] B,H,W ------00	-	GATEC2[R/W] B,H,W ------00	PPG GATE Control
0002E4$_H$	-	GATEC4[R/W] B,H,W ------00	-	GATEC8[R/W] B,H,W ------00	
0002E8$_H$	-	GATEC10[R/W] B,H,W ------00	-	GATEC12[R/W] B,H,W ------00	
0002EC$_H$	-	-	-	-	Reserved
0002F0$_H$	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0
0002F4$_H$	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000	
0002F8$_H$	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1
0002FC$_H$	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000	
000300$_H$	-				Reserved
000304$_H$	-	-	-	-	Reserved
000308$_H$	-				Reserved
00030C$_H$	-	-	-	-	
000310$_H$	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)
000314$_H$	-	-	-	-	
000318$_H$	-				
00031C$_H$	-	-	-		
000320$_H$	DPVAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000324$_H$	-	-	DPVSR[R/W] H -------- 00000--0		
000328$_H$	DEAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00032C$_H$	-	-	DESR[R/W] H -------- 00000--0		
000330$_H$	PABR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000334$_H$	-	-	PACR0[R/W] H 000000-0 00000--0		
000338$_H$	PABR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00033C$_H$	-	-	PACR1[R/W] H 000000-0 00000--0		
000340$_H$	PABR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000344$_H$	-	-	PACR2[R/W] H 000000-0 00000--0		
000348$_H$	PABR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00034C$_H$	-	-	PACR3[R/W] H 000000-0 00000--0		
000350$_H$	PABR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000354_H	-	-	PACR4[R/W] H 000000-0 00000--0		MPU [S] (Only the CPU can access this area)
000358_H	PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00035C_H	-	-	PACR5[R/W] H 000000-0 00000--0		
000360_H	PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000364_H	-	-	PACR6[R/W] H 000000-0 00000--0		
000368_H	PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00036C_H	-	-	PACR7[R/W] H 000000-0 00000--0		
000370_H	-				Reserved [S]
000374_H	-	-	-		
000378_H	-				
00037C_H	-	-	-		
000380_H	-				
000384_H	-	-	-		
000388_H	-				
00038C_H	-	-	-		
000390_H	-				
000394_H	-	-	-		Reserved [S]
000398_H	-				
00039C_H	-	-	-		
0003A0_H	-				
0003A4_H	-	-	-		
0003A8_H	-				
0003AC_H	-	-	-		
0003B0_H | 0003FC_H	-	-	-	-	Reserved [S]
000400_H	ICSEL0[R/W] B,H,W -----000	ICSEL1[R/W] B,H,W -------0	ICSEL2[R/W] B,H,W -------0	ICSEL3[R/W] B,H,W -------0	Generation and clearing of DMA transfer requests
000404_H	ICSEL4[R/W] B,H,W -------0	ICSEL5[R/W] B,H,W -------0	ICSEL6[R/W] B,H,W -------0	ICSEL7[R/W] B,H,W -----000	
000408_H	ICSEL8[R/W] B,H,W -------0	ICSEL9[R/W] B,H,W -------0	ICSEL10[R/W] B,H,W -----000	ICSEL11[R/W] B,H,W -----000	
00040C_H	ICSEL12[R/W] B,H,W -----000	ICSEL13[R/W] B,H,W -----000	ICSEL14[R/W] B,H,W -----000	ICSEL15[R/W] B,H,W -------0	
000410_H	ICSEL16[R/W] B,H,W -------0	ICSEL17[R/W] B,H,W -------0	ICSEL18[R/W] B,H,W -------0	ICSEL19[R/W] B,H,W -------0	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000414_H	ICSEL20[R/W] B,H,W -------0	ICSEL21[R/W] B,H,W -----000	ICSEL22[R/W] B,H,W -----000	ICSEL23[R/W] B,H,W -----000	Generation and clearing of DMA transfer requests
000418_H	ICSEL24[R/W] B,H,W -----000	ICSEL25[R/W] B,H,W -----000	ICSEL26[R/W] B,H,W -------0	ICSEL27[R/W] B,H,W -------0	
$00041C_H$	-	-	-	-	
000420_H	-	-	-	-	
000424_H | $00043C_H$	-	-	-	-	Reserved
000440_H	ICR00[R/W] B,H,W ---11111	ICR01[R/W] B,H,W ---11111	ICR02[R/W] B,H,W ---11111	ICR03[R/W] B,H,W ---11111	Interrupt controller [S]
000444_H	ICR04[R/W] B,H,W ---11111	ICR05[R/W] B,H,W ---11111	ICR06[R/W] B,H,W ---11111	ICR07[R/W] B,H,W ---11111	
000448_H	ICR08[R/W] B,H,W ---11111	ICR09[R/W] B,H,W ---11111	ICR10[R/W] B,H,W ---11111	ICR11[R/W] B,H,W ---11111	
$00044C_H$	ICR12[R/W] B,H,W ---11111	ICR13[R/W] B,H,W ---11111	ICR14[R/W] B,H,W ---11111	ICR15[R/W] B,H,W ---11111	
000450_H	ICR16[R/W] B,H,W ---11111	ICR17[R/W] B,H,W ---11111	ICR18[R/W] B,H,W ---11111	ICR19[R/W] B,H,W ---11111	
000454_H	ICR20[R/W] B,H,W ---11111	ICR21[R/W] B,H,W ---11111	ICR22[R/W] B,H,W ---11111	ICR23[R/W] B,H,W ---11111	
000458_H	ICR24[R/W] B,H,W ---11111	ICR25[R/W] B,H,W ---11111	ICR26[R/W] B,H,W ---11111	ICR27[R/W] B,H,W ---11111	
$00045C_H$	ICR28[R/W] B,H,W ---11111	ICR29[R/W] B,H,W ---11111	ICR30[R/W] B,H,W ---11111	ICR31[R/W] B,H,W ---11111	
000460_H	ICR32[R/W] B,H,W ---11111	ICR33[R/W] B,H,W ---11111	ICR34[R/W] B,H,W ---11111	ICR35[R/W] B,H,W ---11111	
000464_H	ICR36[R/W] B,H,W ---11111	ICR37[R/W] B,H,W ---11111	ICR38[R/W] B,H,W ---11111	ICR39[R/W] B,H,W ---11111	
000468_H	ICR40[R/W] B,H,W ---11111	ICR41[R/W] B,H,W ---11111	ICR42[R/W] B,H,W ---11111	ICR43[R/W] B,H,W ---11111	
$00046C_H$	ICR44[R/W] B,H,W ---11111	ICR45[R/W] B,H,W ---11111	ICR46[R/W] B,H,W ---11111	ICR47[R/W] B,H,W ---11111	
000470_H | $00047C_H$	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000480$_H$	RSTRR[R] B,H,W XXXX--XX	RSTCR[R/W] B,H,W 111----0	STBCR[R/W] B,H,W* 000---11	-	Reset control [S] Power consumption control [S] * Writing to STBCR by DMA is disabled.
000484$_H$	-	-	-	-	Reserved [S]
000488$_H$	DIVR0[R/W] B,H,W 000-----	-	DIVR2[R/W] B,H,W 0011----	-	Clock control [S]
00048C$_H$	-	-	-	-	Reserved [S]
000490$_H$	IORR0[R/W] B,H,W -0000000	IORR1[R/W] B,H,W -0000000	IORR2[R/W] B,H,W -0000000	IORR3[R/W] B,H,W -0000000	DMA transfer request from a peripheral [S]
000494$_H$	IORR4[R/W] B,H,W -0000000	IORR5[R/W] B,H,W -0000000	IORR6[R/W] B,H,W -0000000	IORR7[R/W] B,H,W -0000000	
000498$_H$	-	-	-	-	
00049C$_H$	-	-	-	-	
0004A0$_H$	-	-	-	-	Reserved
0004A4$_H$	CANPRE[R/W] B,H,W ----0000	-	-	-	CAN prescaler
0004A8$_H$ | 0004AC$_H$	-	-	-	-	Reserved
0004B0$_H$	-	-	-	-	Reserved
0004B4$_H$ | 0004C0$_H$	-	-	-	-	Reserved
0004C4$_H$	CUCR1[R/W] B,H,W -------- ---0--00		CUTD1[R/W] B,H,W 11000011 01010000		WDT1 calibration
0004C8$_H$	CUTR1[R] B,H,W -------- 00000000 00000000 00000000				
0004CC$_H$ | 0004DC$_H$	-	-	-	-	Reserved
0004E0$_H$	-	-	CSCFG[R/W] B,H,W ---0----	CMCFG[R/W] B,H,W 00000000	Clock monitor
0004E4$_H$	-	-	-	-	
0004E8$_H$	PLL2DIVM[R/W] B,H,W ----0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay/RDC clock control
0004EC$_H$	PLL2CTRL[R/W] B,H,W ----0000	PLL2DIVK[R/W] B,H,W -------0	CLKR2[R/W] B,H,W 000--000	-	
0004F0$_H$ | 0004FC$_H$	-	-	-	-	Reserved
000500$_H$	-				Reserved
000504$_H$	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000508$_H$ | 00050C$_H$	-	-	-	-	Reserved
000510$_H$	CSELR[R/W] B,H,W -0----00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]
000514$_H$	PLLCR[R/W] B,H,W 00-00000 11110000		CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00------	
000518$_H$	-	-	CPUAR[R/W] B,H,W 0---XXXX	-	Reset [S]
00051C$_H$	-	-	-	-	Reserved [S]
000520$_H$	CCPSSELR[R/W] B,H,W -------0	-	-	CCPSDIVR[R/W] B,H,W -000-000	Clock control 2
000524$_H$	-	CCPLLFBR[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000	
000528$_H$	-	CCSSCCR0[R/W] B,H,W ----0000	CCSSCCR1[R/W] H,W 000----- --------		
00052C$_H$	-	CCCGRCR0[R/W] B,H,W 00----00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000	
000530$_H$	-	-	CCPMUCR0[R/W] B,H,W 0-----00	CCPMUCR1[R/W] B,H,W 0--00000	
000534$_H$	-	-	-	-	
000538$_H$	-	-	-	-	
00053C$_H$	-	-	-	-	
000540$_H$ | 00054C$_H$	-	-	-	-	Reserved
000550$_H$	EIRR0[R/W] B,H,W XXXXXXXX	ENIR0[R/W] B,H,W 00000000	ELVR0[R/W] B,H,W 00000000 00000000		External interrupt (INT0 to 7)
000554$_H$ | 000568$_H$	-	-	-	-	Reserved
00056C$_H$	-	CSVCR[R/W] B -0--1--0	-	-	CSV
000570$_H$	CRTR[R/W] B,H,W 01111111	-	-	-	WDT1 calibration (trimming)
000574$_H$ | 00057C$_H$	-	-	-	-	Reserved
000580$_H$	REGSEL[R/W] B,H,W 01--110-	-	-	-	Regulator control
000584$_H$	LVD5R[R/W] B,H,W -------1	LVD5F[R/W] B,H,W 0-010--1	LVD[R/W] B,H,W 01000--0	-	Low-voltage detection

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000588H | 00058CH	-	-	-	-	Reserved
000590H	PMUSTR [R/W] B,H,W 0-----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W -----011	-	PMU
000594H	-	PMUINTF1[R/W] B,H,W 00000000	PMUINTF2[R/W] B,H,W -00-----	-	
000598H	-	-	-	-	
00059CH	-	-	-	-	
0005A0H | 0005FCH	-	-	-	-	Reserved
000600H | 00060CH	-	-	-	-	Reserved [S]
000610H | 00063CH	-	-	-	-	Reserved [S]
000640H | 00064CH	-	-	-	-	Reserved [S]
000650H | 00067CH	-	-	-	-	Reserved [S]
000680H | 00068CH	-	-	-	-	Reserved [S]
000690H | 0006BCH	-	-	-	-	Reserved [S]
0006C0H | 0006CCH	-	-	-	-	Reserved [S]
0006D0H | 0006F0H	-	-	-	-	Reserved
0006F4H	-				Reserved
0006F8H | 0006FCH	-	-	-	-	Reserved
000700H	-				Reserved
000704H | 00070CH	-	-	-	-	Reserved
000710H	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter
000714H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000				
000718H	BPCTRB[R/W] W 00000000 00000000 00000000 00000000				
00071CH	BPCTRC[R/W] W 00000000 00000000 00000000 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000720$_H$ | 0007F8$_H$	-	-	-	-	Reserved
0007FC$_H$	BMODR[R] B,H,W XXXXXXXX	-	-	-	Operation mode
000800$_H$ | 00083C$_H$	-	-	-	-	Reserved [S]
000840$_H$	FCTLR[R/W] H -0--1000 0--0----		-	FSTR[R/W] B -----001	Flash memory register [S]
000844$_H$	-	-	-	-	Reserved [S]
000848$_H$ | 000854$_H$	-	-	-	-	Reserved [S]
000858$_H$	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]
00085C$_H$ | 00087C$_H$	-	-	-	-	Reserved [S]
000880$_H$	WRAR00[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
000884$_H$	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888$_H$	WRAR01[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
00088C$_H$	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890$_H$	WRAR02[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
000894$_H$	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898$_H$	WRAR03[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
00089C$_H$	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A0$_H$	WRAR04[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008A4$_H$	WRDR04[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A8$_H$	WRAR05[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008AC$_H$	WRDR05[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B0$_H$	WRAR06[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008B4$_H$	WRDR06[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B8$_H$	WRAR07[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008BC$_H$	WRDR07[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C0$_H$	WRAR08[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008C4$_H$	WRDR08[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0008C8$_H$	WRAR09[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
0008CC$_H$	WRDR09[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008D0$_H$	WRAR10[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008D4$_H$	WRDR10[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008D8$_H$	WRAR11[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008DC$_H$	WRDR11[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E0$_H$	WRAR12[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008E4$_H$	WRDR12[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E8$_H$	WRAR13[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008EC$_H$	WRDR13[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F0$_H$	WRAR14[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008F4$_H$	WRDR14[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F8$_H$	WRAR15[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008FC$_H$	WRDR15[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000900$_H$ | 000BF8$_H$	-	-	-	-	Reserved
000BFC$_H$	-	-	UER[W] B,H,W -------- -------X		OCDU
000C00$_H$	DCCR0[R/W] W 0----000 --00--00 00000000 0-000000				DMA controller [S]
000C04$_H$	DCSR0[R/W] H 0------- -----000		DTCR0[R/W] H 00000000 00000000		
000C08$_H$	DSAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C0C$_H$	DDAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C10$_H$	DCCR1[R/W] W 0----000 --00--00 00000000 0-000000				
000C14$_H$	DCSR1[R/W] H 0------- -----000		DTCR1[R/W] H 00000000 00000000		
000C18$_H$	DSAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C1C$_H$	DDAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C20$_H$	DCCR2[R/W] W 0----000 --00--00 00000000 0-000000				
000C24$_H$	DCSR2[R/W] H 0------- -----000		DTCR2[R/W] H 00000000 00000000		
000C28$_H$	DSAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000C2C_H	DDAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]
000C30_H	DCCR3[R/W] W 0----000 --00--00 00000000 0-000000				
000C34_H	DCSR3[R/W] H 0------- -----000		DTCR3[R/W] H 00000000 00000000		
000C38_H	DSAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C3C_H	DDAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C40_H	DCCR4[R/W] W 0----000 --00--00 00000000 0-000000				
000C44_H	DCSR4[R/W] H 0------- -----000		DTCR4[R/W] H 00000000 00000000		
000C48_H	DSAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C4C_H	DDAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C50_H	DCCR5[R/W] W 0----000 --00--00 00000000 0-000000				
000C54_H	DCSR5[R/W] H 0------- -----000		DTCR5[R/W] H 00000000 00000000		
000C58_H	DSAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C5C_H	DDAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C60_H	DCCR6[R/W] W 0----000 --00--00 00000000 0-000000				
000C64_H	DCSR6[R/W] H 0------- -----000		DTCR6[R/W] H 00000000 00000000		
000C68_H	DSAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C6C_H	DDAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C70_H	DCCR7[R/W] W 0----000 --00--00 00000000 0-000000				
000C74_H	DCSR7[R/W] H 0------- -----000		DTCR7[R/W] H 00000000 00000000		
000C78_H	DSAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C7C_H	DDAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C80_H | 000DF0_H	-	-	-	-	
000DF4_H	-	-	DNMIR[R/W] B 0------0	DILVR[R/W] B ---11111	
000DF8_H	DMACR[R/W] W 0------- -------- 0------- --------				
000DFC_H	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E00H	DDR00[R/W] B,H 00000000	DDR01[R/W] B,H 00000000	DDR02[R/W] B,H 00000000	DDR03[R/W] B,H 00000000	Data direction register
000E04H	DDR04[R/W] B,H -----000	-	DDR06[R/W] B,H 00000000	DDR07[R/W] B,H 00000000	
000E08H	DDR08[R/W] B,H 00000000	DDR09[R/W] B,H 00000000	DDR10[R/W] B,H 00000000	DDR11[R/W] B,H 00000000	
000E0CH	DDR12[R/W] B,H 00000000	DDR13[R/W] B,H 00-00000	-	-	
000E10H | 000E1CH	-	-	-	-	Reserved
000E20H	PFR00[R/W] B,H 00000000	PFR01[R/W] B,H 00000000	PFR02[R/W] B,H 00000000	PFR03[R/W] B,H 00000000	Port function register
000E24H	PFR04[R/W] B,H -----000	-	PFR06[R/W] B,H 00000000	PFR07[R/W] B,H 00000000	
000E28H	PFR08[R/W] B,H 00000000	PFR09[R/W] B,H 00000000	PFR10[R/W] B,H 00000000	PFR11[R/W] B,H 00000000	
000E2CH	PFR12[R/W] B,H 00000000	PFR13[R/W] B,H 00-00000	-	-	
000E30H | 000E3CH	-	-	-	-	Reserved
000E40H	PDDR00[R] B,H,W XXXXXXXX	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	Input data direct read register
000E44H	PDDR04[R] B,H,W -----XXX	-	PDDR06[R] B,H,W XXXXXXXX	PDDR07[R] B,H,W XXXXXXXX	
000E48H	PDDR08[R] B,H,W XXXXXXXX	PDDR09[R] B,H,W XXXXXXXX	PDDR10[R] B,H,W XXXXXXXX	PDDR11[R] B,H,W XXXXXXXX	
000E4CH	PDDR12[R] B,H,W XXXXXXXX	PDDR13[R] B,H,W XX-XXXXX	-	-	
000E50H | 000E5CH	-	-	-	-	Reserved
000E60H	EPFR00[R/W] B,H -----000	EPFR01[R/W] B,H ------00	EPFR02[R/W] B,H --000000	EPFR03[R/W] B,H 00000000	Extended port function register
000E64H	EPFR04[R/W] B,H 00000000	EPFR05[R/W] B,H 00000000	EPFR06[R/W] B,H ------00	EPFR07[R/W] B,H ----0000	
000E68H	EPFR08[R/W] B,H ----0000	EPFR09[R/W] B,H -------0	EPFR10[R/W] B,H 00000000	EPFR11[R/W] B,H ----0000	
000E6CH	EPFR12[R/W] B,H --000000	EPFR13[R/W] B,H -------1	EPFR14[R/W] B,H -0000000	EPFR15[R/W] B,H -0000000	
000E70H	EPFR16[R/W] B,H --000000	EPFR17[R/W] B,H 00000000	EPFR18[R/W] B,H 00000000	EPFR19[R/W] B,H 00000000	
000E74H	EPFR20[R/W] B,H 00000000	EPFR21[R/W] B,H 00000000	EPFR22[R/W] B,H 00000000	EPFR23[R/W] B,H 00000000	
000E78H	EPFR24[R/W] B,H 00000000	EPFR25[R/W] B,H 00000000	EPFR26[R/W] B,H 00000000	EPFR27[R/W] B,H 00000000	
000E7CH	EPFR28[R/W] B,H 00000000	EPFR29[R/W] B,H 00000000	EPFR30[R/W] B,H 00000000	EPFR31[R/W] B,H 00000000	
000E80H	EPFR32[R/W] B,H 00000000	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E84$_H$ | 000EBC$_H$	-	-	-	-	Reserved
000EC0$_H$	PPER00[R/W] B,H 00000000	PPER01[R/W] B,H 00000000	PPER02[R/W] B,H 00000000	PPER03[R/W] B,H 00000000	Port pull-up/down enable register
000EC4$_H$	PPER04[R/W] B,H -----000	-	PPER06[R/W] B,H 00000000	PPER07[R/W] B,H 00000000	
000EC8$_H$	PPER08[R/W] B,H 00000000	PPER09[R/W] B,H 00000000	PPER10[R/W] B,H 00000000	PPER11[R/W] B,H 00000000	
000ECC$_H$	PPER12[R/W] B,H 00000000	PPER13[R/W] B,H 00-00000	-	-	
000ED0$_H$ | 000EDC$_H$	-	-	-	-	Reserved
000EE0$_H$	PILR00[R/W] B,H 11111111	PILR01[R/W] B,H 11111111	PILR02[R/W] B,H 11111111	PILR03[R/W] B,H 11111111	Port input level selection register
000EE4$_H$	PILR04[R/W] B,H -----111	-	PILR06[R/W] B,H 11111111	PILR07[R/W] B,H 11111111	
000EE8$_H$	PILR08[R/W] B,H 11111111	PILR09[R/W] B,H 11111111	PILR10[R/W] B,H 11111111	PILR11[R/W] B,H 11111111	
000EEC$_H$	PILR12[R/W] B,H 11111111	PILR13[R/W] B,H 11-11111	-	-	
000EF0$_H$ | 000EFC$_H$	-	-	-	-	Reserved
000F00$_H$ | 000F1C$_H$	-	-	-	-	Reserved
000F20$_H$	PODR00[R/W] B,H 00000000	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24$_H$	PODR04[R/W] B,H -----000	-	PODR06[R/W] B,H 00000000	PODR07[R/W] B,H 00000000	
000F28$_H$	PODR08[R/W] B,H 00000000	PODR09[R/W] B,H 00000000	PODR10[R/W] B,H 00000000	PODR11[R/W] B,H 00000000	
000F2C$_H$	PODR12[R/W] B,H 00000000	PODR13[R/W] B,H 00-00000	-	-	
000F30$_H$ | 000F3C$_H$	-	-	-	-	Reserved
000F40$_H$	PORTEN[R/W] B,H,W ------00	-	-	-	Port input enable register
000F44$_H$	KEYCDR[R/W] H 00000000 00000000		-	-	Port key code
000F48$_H$	ADERH[R/W] B,H -------- 11111111		ADERL[R/W] B,H 11111111 11111111		Analog input enable register
000F4C$_H$	-	-	-	-	Reserved
000F50$_H$ | 000FFC$_H$	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001000$_H$	SACR[R/W] B,H,W -------0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004$_H$ | 0010BC$_H$	-	-	-	-	Reserved
0010C0$_H$	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation
0010C4$_H$	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8$_H$	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC$_H$	CRCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0$_H$ | 0010FC$_H$	-	-	-	-	Reserved
001100$_H$	TCGS[R/W] B,H,W ------00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104$_H$	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108$_H$	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 --------				
00110C$_H$	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		Free-run timer 1
001110$_H$	TCCS1[R/W] B,H,W 00000000 01000000 ----0000 --------				
001114$_H$	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		Free-run timer 2
001118$_H$	TCCS2[R/W] B,H,W 00000000 01000000 ----0000 --------				
00111C$_H$	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		Free-run timer 3
001120$_H$	TCCS3[R/W] B,H,W 00000000 01000000 ----0000 --------				
001124$_H$	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		Free-run timer 4
001128$_H$	TCCS4[R/W] B,H,W 00000000 01000000 ----0000 --------				
00112C$_H$	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		Free-run timer 5
001130$_H$	TCCS5[R/W] B,H,W 00000000 01000000 ----0000 --------				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001134H	FRS0[R/W] B,H,W -------- -000-000 -000-000 -000-000				Free-run timer selection
001138H	FRS1[R/W] B,H,W -------- -------- -000-000 -000-000				
00113CH	FRS2[R/W] B,H,W -------- -000-000 -000-000 -000-000				
001140H	FRS3[R/W] B,H,W -------- -------- -000-000 -000-000				
001144H	FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001148H	FRS5[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
00114CH	FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001150H	-				
001154H	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158H	OCS01[R/W] B,H,W -110--00 00001100		-	OCMOD01[R/W] B,H,W ------00	
00115CH	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160H	OCS23[R/W] B,H,W -110--00 00001100		-	OCMOD23[R/W] B,H,W ------00	
001164H	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168H	OCS45[R/W] B,H,W -110--00 00001100		-	OCMOD45[R/W] B,H,W ------00	
00116CH	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170H	OCS67[R/W] B,H,W -110--00 00001100		-	OCMOD67[R/W] B,H,W ------00	
001174H	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178H	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W ------00	
00117CH	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180H	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W ------00	
001184H	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188H	ICS01[R/W] B,H,W ------00 00000000		-	LSYNS[R/W] B,H,W ---00000	
00118CH	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190H	ICS23[R/W] B,H,W ------00 00000000		-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001194H	IPCP4[R] H,W 00000000 00000000		IPCP5[R] H,W 00000000 00000000		Input capture 4/5
001198H	ICS45[R/W] B,H,W ------00 00000000		-	-	
00119CH	IPCP6[R] H,W 00000000 00000000		IPCP7[R] H,W 00000000 00000000		Input capture 6/7
0011A0H	ICS67[R/W] B,H,W ------00 00000000		-	-	
0011A4H	DTSR[R/W] B,H,W ------10	-	-	-	DTTI selection
0011A8H	TMRR0[R/W] H,W 00000000 00000001		TMRR1[R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0011ACH	TMRR2[R/W] H,W 00000000 00000001		-	-	
0011B0H	DTSCR0[R/W] B,H,W 00000000	DTSCR1[R/W] B,H,W 00000000	DTSCR2[R/W] B,H,W 00000000	-	
0011B4H	-	DTIR0[R/W] B,H,W 000000--	-	DTMNS0[R/W] B,H,W 00---000	
0011B8H	-	SIGCR10[R/W] B,H,W 00000000	-	SIGCR20[R/W] B,H,W 000000-1	
0011BCH	PICS0[R/W] B,H,W 000000-- -------- -------- --------				
0011C0H	TMRR3[R/W] H,W 00000000 00000001		TMRR4[R/W] H,W 00000000 00000001		Waveform generator 3/4/5
0011C4H	TMRR5[R/W] H,W 00000000 00000001		-	-	
0011C8H	DTSCR3[R/W] B,H,W 00000000	DTSCR4[R/W] B,H,W 00000000	DTSCR5[R/W] B,H,W 00000000	-	
0011CCH	-	DTIR1[R/W] B,H,W 000000--	-	DTMNS1[R/W] B,H,W 00---000	
0011D0H	-	SIGCR11[R/W] B,H,W 00000000	-	SIGCR21[R/W] B,H,W 000000-1	
0011D4H	PICS1[R/W] B,H,W 000000-- -------- -------- --------				
0011D8H	-	-	-	-	12-bit A/D converter
0011DCH	ADTSS[R/W] B,H,W -------0	-	-	-	
0011E0H	ADTSE[R/W] B,H,W -------- 00000000 00000000 00000000				
0011E4H	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000		ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000		
0011E8H	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000		ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000		
0011ECH	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000		ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0011F0H	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000		ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000		
0011F4H	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000		ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000		
0011F8H	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000		ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000		
0011FCH	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000		ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000		
001200H	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000		ADCOMP15/ADCOMPB15[R/W] H,W 00000000 00000000		
001204H	ADCOMP16/ADCOMPB16[R/W] H,W 00000000 00000000		ADCOMP17/ADCOMPB17[R/W] H,W 00000000 00000000		
001208H	ADCOMP18/ADCOMPB18[R/W] H,W 00000000 00000000		ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000		
00120CH	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000		ADCOMP21/ADCOMPB21[R/W] H,W 00000000 00000000		
001210H	ADCOMP22/ADCOMPB22[R/W] H,W 00000000 00000000		ADCOMP23/ADCOMPB23[R/W] H,W 00000000 00000000		
001214H	-	-	-	-	
001218H	-	-	-	-	
00121CH	-	-	-	-	
001220H	-	-	-	-	
001224H	ADTCS0[R/W] B,H,W 00000000 0010-000		ADTCS1[R/W] B,H,W 00000000 0010-000		12-bit A/D converter
001228H	ADTCS2[R/W] B,H,W 00000000 0010-000		ADTCS3[R/W] B,H,W 00000000 0010-000		
00122CH	ADTCS4[R/W] B,H,W 00000000 0010-000		ADTCS5[R/W] B,H,W 00000000 0010-000		
001230H	ADTCS6[R/W] B,H,W 00000000 0010-000		ADTCS7[R/W] B,H,W 00000000 0010-000		
001234H	ADTCS8[R/W] B,H,W 00000000 0010-000		ADTCS9[R/W] B,H,W 00000000 0010-000		
001238H	ADTCS10[R/W] B,H,W 00000000 0010-000		ADTCS11[R/W] B,H,W 00000000 0010-000		
00123CH	ADTCS12[R/W] B,H,W 00000000 0010-000		ADTCS13[R/W] B,H,W 00000000 0010-000		
001240H	ADTCS14[R/W] B,H,W 00000000 0010-000		ADTCS15[R/W] B,H,W 00000000 0010-000		
001244H	ADTCS16[R/W] B,H,W 00000000 00100000		ADTCS17[R/W] B,H,W 00000000 00100000		
001248H	ADTCS18[R/W] B,H,W 00000000 00100000		ADTCS19[R/W] B,H,W 00000000 00100000		
00124CH	ADTCS20[R/W] B,H,W 00000000 00100000		ADTCS21[R/W] B,H,W 00000000 00100000		
001250H	ADTCS22[R/W] B,H,W 00000000 00100000		ADTCS23[R/W] B,H,W 00000000 00100000		
001254H	-	-	-	-	
001258H	-	-	-	-	
00125CH	-	-	-	-	
001260H	-	-	-	-	
001264H	ADTCD0[R] B,H,W 10--0000 00000000		ADTCD1[R] B,H,W 10--0000 00000000		
001268H	ADTCD2[R] B,H,W 10--0000 00000000		ADTCD3[R] B,H,W 10--0000 00000000		

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00126C$_H$	ADTCD4[R] B,H,W 10--0000 00000000		ADTCD5[R] B,H,W 10--0000 00000000		12-bit A/D converter
001270$_H$	ADTCD6[R] B,H,W 10--0000 00000000		ADTCD7[R] B,H,W 10--0000 00000000		
001274$_H$	ADTCD8[R] B,H,W 10--0000 00000000		ADTCD9[R] B,H,W 10--0000 00000000		
001278$_H$	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		
00127C$_H$	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000		
001280$_H$	ADTCD14[R] B,H,W 10--0000 00000000		ADTCD15[R] B,H,W 10--0000 00000000		
001284$_H$	ADTCD16[R] B,H,W 10--0000 00000000		ADTCD17[R] B,H,W 10--0000 00000000		
001288$_H$	ADTCD18[R] B,H,W 10--0000 00000000		ADTCD19[R] B,H,W 10--0000 00000000		
00128C$_H$	ADTCD20[R] B,H,W 10--0000 00000000		ADTCD21[R] B,H,W 10--0000 00000000		
001290$_H$	ADTCD22[R] B,H,W 10--0000 00000000		ADTCD23[R] B,H,W 10--0000 00000000		
001294$_H$	-	-	-	-	
001298$_H$	-	-	-	-	
00129C$_H$	-	-	-	-	
0012A0$_H$	-	-	-	-	
0012A4$_H$	ADCS0[R/W] B,H,W 0------- --------		ADCH0[R] B,H,W -----000	ADMD0[R/W] B,H,W ----0000	
0012A8$_H$	ADCS1[R/W] B,H,W 0------- --------		ADCH1[R] B,H,W -----000	ADMD1[R/W] B,H,W ----0000	
0012AC$_H$	ADCS2[R/W] B,H,W 0------- --------		ADCH2[R] B,H,W -----000	ADMD2[R/W] B,H,W ----0000	
0012B0$_H$ | 0012FC$_H$	-	-	-	-	Reserved
001300$_H$	RDCCTR0[R/W] B,H,W 0----000	RDCCTR1[R/W] B,H,W -0000000	RDCINTR[R] B,H,W -0000000	RDCICER[R/W] B,H,W ------00	RDC
001304$_H$	-	RDCCTR2[R/W] B,H,W ---00000	RDCIPR[R/W] H,W ----0000 00000000		
001308$_H$	RDCCPR1[R/W] H,W ----0000 00000000		RDCCPR2[R/W] H,W ----0000 00000000		
00130C$_H$	RDCCPR3[R/W] H,W ------00 00000000		RDCCPR4[R/W] H,W ------00 00000000		
001310$_H$	AGLDR[R] H,W 1---XXXX XXXXXXXX		AGVLDR[R] H,W XXXXXXXX XXXXXXXX		
001314$_H$	AGLDBR[R] H,W 1---XXXX XXXXXXXX		AGVLDBR[R] H,W XXXXXXXX XXXXXXXX		
001318$_H$	SCCIR[R/W] H,W 1---0000 00000000		-	-	
00131C$_H$	SINDR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001320_H	COSDR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RDC
001324_H	-		-		
001328_H	SINDR1[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00132C_H	COSDR1[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001330_H	-		-		
001334_H | 0013FC_H	-	-	-	-	Reserved
001400_H	-	-	-	-	Reserved
001404_H | 0014FC_H	-	-	-	-	Reserved
001500_H	SCR0/(IBCR0) [R/W] B,H,W 0--00000	SMR0[R/W] B,H,W 000000-0	SSR0[R/W] B,H,W 0--00011	ESCR0/(IBSR0) [R/W] B,H,W 00000000	Multi Function Serial I/F 0 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001504_H	-/(RDR10/(TDR10))[R/W] B,H,W -------- -------- *3		RDR00/(TDR00)[R/W] B,H,W -------0 00000000 *1		
001508_H	SACSR0[R/W] B,H,W 0----000 00000000		STMR0[R] B,H,W 00000000 00000000		
00150C_H	STMCR00[R/W] B,H,W 00000000 00000000		-/(SCSCR0/SFUR0) [R/W] B,H,W -------- -------- *3,*4		
001510_H	-/(SCSTR30) [R/W] B,H,W -------- *3	-/(SCSTR20) [R/W] B,H,W -------- *3	-/(SCSTR10/SFLR10) [R/W] B,H,W -------- *3,*4	-/(SCSTR00/SFLR00) [R/W] B,H,W -------- *3,*4	
001514_H	-	-	-	-	
001518_H	-	-	-	-	
00151C_H	BGR0[R/W] H,W 00000000 00000000		-/(ISMK0)[R/W] B,H,W -------- *2	-/(ISBA0)[R/W] B,H,W -------- *2	
001520_H	FCR10[R/W] B,H,W 00-00100	FCR00[R/W] B,H,W -0000000	FBYTE20[R/W] B,H,W 00000000	FBYTE10[R/W] B,H,W 00000000	

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001524H	SCR1/(IBCR1) [R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000000-0	SSR1[R/W] B,H,W 0--00011	ESCR1/(IBSR1) [R/W] B,H,W 00000000	Multi Function Serial I/F 1 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I²C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001528H	-/(RDR11/(TDR11))[R/W] B,H,W -------- -------- *3		RDR01/(TDR01)[R/W] B,H,W -------0 00000000 *1		
00152CH	SACSR1[R/W] B,H,W 0----000 00000000		STMR1[R] B,H,W 00000000 00000000		
001530H	STMCR1[R/W] B,H,W 00000000 00000000		-/(SCSCR1/SFUR1) [R/W] B,H,W -------- -------- *3,*4		
001534H	-/(SCSTR31) [R/W] B,H,W -------- *3	-/(SCSTR21) [R/W] B,H,W -------- *3	-/(SCSTR11/SFLR11) [R/W] B,H,W -------- *3,*4	-/(SCSTR01/SFLR01) [R/W] B,H,W -------- *3,*4	
001538H	-	-	-	-	
00153CH	-	-	-	TBYTE01[R/W] B,H,W 00000000	
001540H	BGR1[R/W] H,W 00000000 00000000		-/(ISMK1)[R/W] B,H,W -------- *2	-/(ISBA1)[R/W] B,H,W -------- *2	
001544H	FCR11[R/W] B,H,W 00-00100	FCR01[R/W] B,H,W -0000000	FBYTE21[R/W] B,H,W 00000000	FBYTE11[R/W] B,H,W 00000000	
001548H	SCR2[R/W] B,H,W 0--00000	SMR2[R/W] B,H,W 000000-0	SSR2[R/W] B,H,W 0--00011	ESCR2[R/W] B,H,W 00000000	Multi Function Serial I/F 2 *1: Byte access is possible only for access to lower 8 bits. *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
00154CH	-/(RDR12/(TDR12))[R/W] B,H,W -------- -------- *3		RDR02/(TDR02)[R/W] B,H,W -------0 00000000 *1		
001550H	SACSR2[R/W] B,H,W 0----000 00000000		STMR2[R] B,H,W 00000000 00000000		
001554H	STMCR2[R/W] B,H,W 00000000 00000000		-/(SCSCR2/SFUR2) [R/W] B,H,W -------- -------- *3,*4		
001558H	-/(SCSTR32) [R/W] B,H,W -------- *3	-/(SCSTR22) [R/W] B,H,W -------- *3	-/(SCSTR12/SFLR12) [R/W] B,H,W -------- *3,*4	-/(SCSTR02/SFLR02) [R/W] B,H,W -------- *3,*4	
00155CH	-	-	-	-	
001560H	-	-	-	TBYTE02[R/W] B,H,W 00000000	
001564H	BGR2[R/W] H,W 00000000 00000000		-	-	
001568H	FCR12[R/W] B,H,W 00-00100	FCR02[R/W] B,H,W -0000000	FBYTE22[R/W] B,H,W 00000000	FBYTE12[R/W] B,H,W 00000000	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00156C$_H$	SCR3/(IBCR3) [R/W] B,H,W 0--00000	SMR3[R/W] B,H,W 000000-0	SSR3[R/W] B,H,W 0--00011	ESCR3/(IBSR3) [R/W] B,H,W 00000000	Multi Function Serial I/F 3 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001570$_H$	-/(RDR13/(TDR13))[R/W] B,H,W -------- -------- *3		RDR03/(TDR03)[R/W] B,H,W -------0 00000000 *1		
001574$_H$	SACSR3[R/W] B,H,W 0----000 00000000		STMR3[R] B,H,W 00000000 00000000		
001578$_H$	STMCR3[R/W] B,H,W 00000000 00000000		-/(SCSCR3/SFUR3) [R/W] B,H,W -------- -------- *3,*4		
00157C$_H$	-/(SCSTR33) [R/W] B,H,W -------- *3	-/(SCSTR23) [R/W] B,H,W -------- *3	-/(SCSTR13/SFLR 13) [R/W] B,H,W -------- *3,*4	-/(SCSTR03/SFLR 03) [R/W] B,H,W -------- *3,*4	
001580$_H$	-	-	-	-	
001584$_H$	-	-	-	TBYTE03[R/W] B,H,W 00000000	
001588$_H$	BGR3[R/W] H,W 00000000 00000000		-/(ISMK3)[R/W] B,H,W -------- *2	-/(ISBA3)[R/W] B,H,W -------- *2	
00158C$_H$	FCR13[R/W] B,H,W 00-00100	FCR03[R/W] B,H,W -0000000	FBYTE23[R/W] B,H,W 00000000	FBYTE13[R/W] B,H,W 00000000	
001590$_H$	SCR4/(IBCR4) [R/W] B,H,W 0--00000	SMR4[R/W] B,H,W 000000-0	SSR4[R/W] B,H,W 0--00011	ESCR4/(IBSR4) [R/W] B,H,W 00000000	Multi Function Serial I/F 4 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001594$_H$	-/(RDR14/(TDR14))[R/W] B,H,W -------- -------- *3		RDR04/(TDR04)[R/W] B,H,W -------0 00000000 *1		
001598$_H$	SACSR4[R/W] B,H,W 0----000 00000000		STMR4[R] B,H,W 00000000 00000000		
00159C$_H$	STMCR4[R/W] B,H,W 00000000 00000000		-/(SCSCR4/SFUR4) [R/W] B,H,W -------- -------- *3,*4		
0015A0$_H$	-/(SCSTR34) [R/W] B,H,W -------- *3	-/(SCSTR24) [R/W] B,H,W -------- *3	-/(SCSTR14/SFLR 14) [R/W] B,H,W -------- *3,*4	-/(SCSTR04/SFLR 04) [R/W] B,H,W -------- *3,*4	
0015A4$_H$	-	-/(SCSFR24)[R/W] B,H,W -------- *3	-/(SCSFR14)[R/W] B,H,W -------- *3	-/(SCSFR04)[R/W] B,H,W -------- *3	
0015A8$_H$	-/(TBYTE34)[R/W] B,H,W -------- *3	-/(TBYTE24)[R/W] B,H,W -------- *3	-/(TBYTE14)[R/W] B,H,W -------- *3	TBYTE04[R/W] B,H,W 00000000	
0015AC$_H$	BGR4[R/W] H,W 00000000 00000000		-/(ISMK4)[R/W] B,H,W -------- *2	-/(ISBA4)[R/W] B,H,W -------- *2	
0015B0$_H$	FCR14[R/W] B,H,W 00-00100	FCR04[R/W] B,H,W -0000000	FBYTE24[R/W] B,H,W 00000000	FBYTE14[R/W] B,H,W 00000000	
0015B4$_H$ | 001FFC$_H$	-	-	-	-	Reserved

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002000H	CTRLR0[R/W] B,H,W -------- 000-0001		STATR0[R/W] B,H,W -------- 00000000		
002004H	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,W -0100011 00000001		
002008H	INTR0[R] B,H,W 00000000 00000000		TESTR0[R/W] B,H,W -------- X00000--		
00200CH	BRPER0[R/W] B,H,W -------- ----0000		-		
002010H	IF1CREQ0[R/W] B,H,W 0------- 00000001		IF1CMSK0[R/W] B,H,W -------- 00000000		
002014H	IF1MSK20[R/W] B,H,W 11-11111 11111111		IF1MSK10[R/W] B,H,W 11111111 11111111		
002018H	IF1ARB20[R/W] B,H,W 00000000 00000000		IF1ARB10[R/W] B,H,W 00000000 00000000		
00201CH	IF1MCTR0[R/W] B,H,W 00000000 0---0000		-		
002020H	IF1DTA10[R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] B,H,W 00000000 00000000		
002024H	IF1DTB10[R/W] B,H,W 00000000 00000000		IF1DTB20[R/W] B,H,W 00000000 00000000		
002028H, 00202CH	-		-		
002030H, 002034H	Reserved (IF1 data mirror)				
002038H, 00203CH	-		-		
002040H	IF2CREQ0[R/W] B,H,W 0------- 00000001		IF2CMSK0[R/W] B,H,W -------- 00000000		CAN 0 64msb
002044H	IF2MSK20[R/W] B,H,W 11-11111 11111111		IF2MSK10[R/W] B,H,W 11111111 11111111		
002048H	IF2ARB20[R/W] B,H,W 00000000 00000000		IF2ARB10[R/W] B,H,W 00000000 00000000		
00204CH	IF2MCTR0[R/W] B,H,W 00000000 0---0000		-		
002050H	IF2DTA10[R/W] B,H,W 00000000 00000000		IF2DTA20[R/W] B,H,W 00000000 00000000		
002054H	IF2DTB10[R/W] B,H,W 00000000 00000000		IF2DTB20[R/W] B,H,W 00000000 00000000		
002058H, 00205CH	-		-		
002060H, 002064H	Reserved (IF2 data mirror)				
002068H ｜ 00207CH	-		-		
002080H	TREQR20[R] B,H,W 00000000 00000000		TREQR10[R] B,H,W 00000000 00000000		
002084H	TREQR40[R] B,H,W 00000000 00000000		TREQR30[R] B,H,W 00000000 00000000		
002088H	-				
00208CH	-		-		
002090H	NEWDT20[R] B,H,W 00000000 00000000		NEWDT10[R] B,H,W 00000000 00000000		
002094H	NEWDT40[R] B,H,W 00000000 00000000		NEWDT30[R] B,H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002098_H	-		-		CAN 0 64msb
00209C_H	-		-		
0020A0_H	INTPND20[R] B,H,W 00000000 00000000		INTPND10[R] B,H,W 00000000 00000000		
0020A4_H	INTPND40[R] B,H,W 00000000 00000000		INTPND30[R] B,H,W 00000000 00000000		
0020A8_H	-		-		
0020AC_H	-		-		
0020B0_H	MSGVAL20[R] B,H,W 00000000 00000000		MSGVAL10[R] B,H,W 00000000 00000000		
0020B4_H	MSGVAL40[R] B,H,W 00000000 00000000		MSGVAL30[R] B,H,W 00000000 00000000		
0020B8_H	-		-		
0020BC_H	-		-		
0020C0_H | 0020FC_H	-		-		
002100_H	CTRLR1[R/W] B,H,W -------- 000-0001		STATR1[R/W] B,H,W -------- 00000000		CAN 1 64msb
002104_H	ERRCNT1 [R] B,H,W 00000000 00000000		BTR1[R/W] B,H,W -0100011 00000001		
002108_H	INTR1[R] B,H,W 00000000 00000000		TESTR1[R/W] B,H,W -------- X00000--		
00210C_H	BRPER1[R/W] B,H,W -------- ----0000		-		
002110_H	IF1CREQ1[R/W] B,H,W 0------- 00000001		IF1CMSK1[R/W] B,H,W -------- 00000000		
002114_H	IF1MSK21[R/W] B,H,W 11-11111 11111111		IF1MSK11[R/W] B,H,W 11111111 11111111		
002118_H	IF1ARB21[R/W] B,H,W 00000000 00000000		IF1ARB11[R/W] B,H,W 00000000 00000000		
00211C_H	IF1MCTR1[R/W] B,H,W 00000000 0---0000		-		
002120_H	IF1DTA11[R/W] B,H,W 00000000 00000000		IF1DTA21[R/W] B,H,W 00000000 00000000		
002124_H	IF1DTB11[R/W] B,H,W 00000000 00000000		IF1DTB21[R/W] B,H,W 00000000 00000000		
002128_{H,} 00212C_H	-		-		
002130_{H,} 002134_H	Reserved (IF1 data mirror)				
002138_{H,} 00213C_H	-		-		
002140_H	IF2CREQ1[R/W] B,H,W 0------- 00000001		IF2CMSK1[R/W] B,H,W -------- 00000000		
002144_H	IF2MSK21[R/W] B,H,W 11-11111 11111111		IF2MSK11[R/W] B,H,W 11111111 11111111		
002148_H	IF2ARB21[R/W] B,H,W 00000000 00000000		IF2ARB11[R/W] B,H,W 00000000 00000000		
00214C_H	IF2MCTR1[R/W] B,H,W 00000000 0---0000		-		
002150_H	IF2DTA11[R/W] B,H,W 00000000 00000000		IF2DTA21[R/W] B,H,W 00000000 00000000		
002154_H	IF2DTB11[R/W] B,H,W 00000000 00000000		IF2DTB21[R/W] B,H,W 00000000 00000000		

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002158_{H,} 00215C_H	-		-		CAN 1 64msb
002160_{H,} 002164_H	Reserved (IF2 data mirror)				
002168_H | 00217C_H	-		-		
002180_H	TREQR21[R] B,H,W 00000000 00000000		TREQR11[R] B,H,W 00000000 00000000		
002184_H	TREQR41[R] B,H,W 00000000 00000000		TREQR31[R] B,H,W 00000000 00000000		
002188_H	-		-		
00218C_H	-		-		
002190_H	NEWDT21[R] B,H,W 00000000 00000000		NEWDT11[R] B,H,W 00000000 00000000		
002194_H	NEWDT41[R] B,H,W 00000000 00000000		NEWDT31[R] B,H,W 00000000 00000000		
002198_H	-		-		
00219C_H	-		-		
0021A0_H	INTPND21[R] B,H,W 00000000 00000000		INTPND11[R] B,H,W 00000000 00000000		
0021A4_H	INTPND41[R] B,H,W 00000000 00000000		INTPND31[R] B,H,W 00000000 00000000		
0021A8_H	-		-		
0021AC_H	-		-		
0021B0_H	MSGVAL21[R] B,H,W 00000000 00000000		MSGVAL11[R] B,H,W 00000000 00000000		
0021B4_H	MSGVAL41[R] B,H,W 00000000 00000000		MSGVAL31[R] B,H,W 00000000 00000000		
0021B8_H	-		-		
0021BC_H	-		-		
0021C0_H | 0021FC_H	-		-		
002200_H	CTRLR2[R/W] B,H,W -------- 000-0001		STATR2[R/W] B,H,W -------- 00000000		CAN 2 64msb
002204_H	ERRCNT2 [R] B,H,W 00000000 00000000		BTR2[R/W] B,H,W -0100011 00000001		
002208_H	INTR2[R] B,H,W 00000000 00000000		TESTR2[R/W] B,H,W -------- X00000--		
00220C_H	BRPER2[R/W] B,H,W -------- ----0000		-		
002210_H	IF1CREQ2[R/W] B,H,W 0------- 00000001		IF1CMSK2[R/W] B,H,W -------- 00000000		
002214_H	IF1MSK22[R/W] B,H,W 11-11111 11111111		IF1MSK12[R/W] B,H,W 11111111 11111111		
002218_H	IF1ARB22[R/W] B,H,W 00000000 00000000		IF1ARB12[R/W] B,H,W 00000000 00000000		
00221C_H	IF1MCTR2[R/W] B,H,W 00000000 0---0000		-		
002220_H	IF1DTA12[R/W] B,H,W 00000000 00000000		IF1DTA22[R/W] B,H,W 00000000 00000000		
002224_H	IF1DTB12[R/W] B,H,W 00000000 00000000		IF1DTB22[R/W] B,H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002228H, 00222CH	-		-		CAN 2 64msb
002230H, 002234H	Reserved (IF1 data mirror)				
002238H, 00223CH	-		-		
002240H	IF2CREQ2[R/W] B,H,W 0------- 00000001		IF2CMSK2[R/W] B,H,W -------- 00000000		
002244H	IF2MSK22[R/W] B,H,W 11-11111 11111111		IF2MSK12[R/W] B,H,W 11111111 11111111		
002248H	IF2ARB22[R/W] B,H,W 00000000 00000000		IF2ARB12[R/W] B,H,W 00000000 00000000		
00224CH	IF2MCTR2[R/W] B,H,W 00000000 0---0000		-		
002250H	IF2DTA12[R/W] B,H,W 00000000 00000000		IF2DTA22[R/W] B,H,W 00000000 00000000		
002254H	IF2DTB12[R/W] B,H,W 00000000 00000000		IF2DTB22[R/W] B,H,W 00000000 00000000		
002258H, 00225CH	-		-		
002260H, 002264H	Reserved (IF2 data mirror)				
002268H | 00227CH	-		-		
002280H	TREQR22[R] B,H,W 00000000 00000000		TREQR12[R] B,H,W 00000000 00000000		
002284H	TREQR42[R] B,H,W 00000000 00000000		TREQR32[R] B,H,W 00000000 00000000		
002288H	-		-		
00228CH	-		-		
002290H	NEWDT22[R] B,H,W 00000000 00000000		NEWDT12[R] B,H,W 00000000 00000000		
002294H	NEWDT42[R] B,H,W 00000000 00000000		NEWDT32[R] B,H,W 00000000 00000000		
002298H	-		-		
00229CH	-		-		
0022A0H	INTPND22[R] B,H,W 00000000 00000000		INTPND12[R] B,H,W 00000000 00000000		
0022A4H	INTPND42[R] B,H,W 00000000 00000000		INTPND32[R] B,H,W 00000000 00000000		
0022A8H	-		-		
0022ACH	-		-		
0022B0H	MSGVAL22[R] B,H,W 00000000 00000000		MSGVAL12[R] B,H,W 00000000 00000000		
0022B4H	MSGVAL42[R] B,H,W 00000000 00000000		MSGVAL32[R] B,H,W 00000000 00000000		
0022B8H	-		-		
0022BCH	-		-		
0022C0H | 0022FCH	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002300_H	DFCTLR[R/W] B,H,W -0------ --------		-	DFSTR[R/W] B,H,W -----001	WorkFlash
002304_H	-	-	-	-	
002308_H	FLIFCTLR[R/W] B,H,W ---0--00	-	FLIFFER1[R/W] B,H,W --------	FLIFFER2[R/W] B,H,W --------	
00230C_H | 002FFC_H	-	-	-	-	Reserved
003000_H	SEEARX[R] B,H,W -0000000 00000000		DEEARX[R] B,H,W -0000000 00000000		XBS RAM ECC control register
003004_H	EECSRX[R/W] B,H,W ----00-0	-	EFEARX[R/W] B,H,W -0000000 00000000		
003008_H	-	EFECRX[R/W] B,H,W -------0 00000000 00000000			
00300C_H	TEAR0X[R] B,H,W 000----- -------- -0000000 00000000				XBS RAM diagnosis register
003010_H	TEAR1X[R] B,H,W 000----- -------- -0000000 00000000				
003014_H	TEAR2X[R] B,H,W 000----- -------- -0000000 00000000				
003018_H	TAEARX[R/W] B,H,W -1011111 11111111		TASARX[R/W] B,H,W -0000000 00000000		
00301C_H	TFECRX[R/W] B,H,W ----0000	TICRX[R/W] B,H,W ----0000	TTCRX[R/W] B,H,W ------00 00001100		
003020_H	TSRCRX[R/W] B,H,W 0-------	-	-	TKCCRX[R/W] B,H,W 00----00	
003024_H	SEEARA[R] B,H,W --000000 00000000		DEEARA[R] B,H,W --000000 00000000		Backup RAM ECC control register
003028_H	EECSRA[R/W] B,H,W ----00-0	-	EFEARA[R/W] B,H,W --000000 00000000		
00302C_H	-	EFECRA[R/W] B,H,W -------0 00000000 00000000			
003030_H	TEAR0A[R] B,H,W 000----- -------- -----000 00000000				Backup RAM diagnosis register
003034_H	TEAR1A[R] B,H,W 000----- -------- -----000 00000000				
003038_H	TEAR2A[R] B,H,W 000----- -------- -----000 00000000				
00303C_H	TAEARA[R/W] B,H,W -----111 11111111		TASARA[R/W] B,H,W -----000 00000000		
003040_H	TFECRA[R/W] B,H,W ----0000	TICRA[R/W] B,H,W ----0000	TTCRA[R/W] B,H,W ------00 00001100		
003044_H	TSRCRA[R/W] B,H,W 0-------	-	-	TKCCRA[R/W] B,H,W 00----00	
003048_H | 0030FC_H	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
003100H	BUSDIGSR0[R/W] H,W 00000000 0-----00		BUSDIGSR1[R/W] H,W 00000000 0-----00		Bus diagnosis
003104H	BUSDIGSR2[R/W] H,W 00000000 0-----00		BUSTSTR0[R/W] H,W 00--0000 00000000		
003108H	BUSADR0[R] W 00000000 00000000 00000000 00000000				
00310CH	BUSADR1[R] W 00000000 00000000 00000000 00000000				
003110H	BUSADR2[R] W 00000000 00000000 00000000 00000000				
003114H	-		BUSDIGSR3[R/W] H,W 00000000 0-----00		
003118H	BUSDIGSR4[R/W] H,W 00000000 0-----00		BUSTSTR1[R/W] H,W 00--0000 00000000		
00311CH	-				
003120H	BUSADR3[R] W 00000000 00000000 00000000 00000000				
003124H	BUSADR4[R] W 00000000 00000000 00000000 00000000				
003128H | 003FFCH	-	-	-	-	Reserved
004000H | 005FFCH	Backup RAM				Backup RAM area
006000H | 00CFFCH	-	-	-	-	Reserved
00D000H	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF
00D004H	CIF1[R/W] W 00000000 -------0 -0000000 --------				
00D008H | 00D00CH	-	-	-	-	Reserved
00D010H	-				FlexRay GIF
00D014H	-				
00D018H	-	-	-	-	
00D01CH	LCK[R/W] W -------- -------- -------- 00000000				
00D020H	EIR[R/W] W -----000 -----000 ----0000 00000000				FlexRay INT
00D024H	SIR[R/W] W ------00 ------00 00000000 00000000				
00D028H	EILS[R/W] W -----000 -----000 ----0000 00000000				
00D02CH	SILS[R/W] W ------11 ------11 11111111 11111111				
00D030H	EIES[R/W] W -----000 -----000 ----0000 00000000				
00D034H	EIER[R/W] W -----000 -----000 ----0000 00000000				
00D038H	SIES[R/W] W ------00 ------00 00000000 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D03C$_H$	SIER[R/W] W ------00 ------00 00000000 00000000				FlexRay INT
00D040$_H$	ILE[R/W] W -------- -------- -------- ------00				
00D044$_H$	T0C[R/W] W --000000 00000000 -0000000 ------00				
00D048$_H$	T1C[R/W] W --000000 00000010 -------- ------00				
00D04C$_H$	STPW1[R/W] W --000000 00000000 --000000 -0000000				
00D050$_H$	STPW2[R] W -----000 00000000 -----000 00000000				
00D054$_H$ | 00D07C$_H$	-	-	-	-	Reserved
00D080$_H$	SUCC1[R/W] W ----1100 01000000 00010-00 1---0000				FlexRay SUC
00D084$_H$	SUCC2[R/W] W ----0001 ---00000 00000101 00000100				
00D088$_H$	SUCC3[R/W] W -------- -------- -------- 00010001				
00D08C$_H$	NEMC[R/W] W -------- -------- -------- ----0000				FlexRay NEM
00D090$_H$	PRTC1[R/W] W 000010-0 01001100 0000-110 00110011				FlexRay PRT
00D094$_H$	PRTC2[R/W] W --001111 00101101 --001010 --001110				
00D098$_H$	MHDC[R/W] W ---00000 00000000 -------- -0000000				FlexRay MHD
00D09C$_H$	-				Reserved
00D0A0$_H$	GTUC1[R/W] W -------- ----0000 00000010 10000000				FlexRay GTU
00D0A4$_H$	GTUC2[R/W] W -------- ----0010 --000000 00001010				
00D0A8$_H$	GTUC3[R/W] W -0000010 -0000010 00000000 00000000				
00D0AC$_H$	GTUC4[R/W] W --000000 00001000 --000000 00000111				
00D0B0$_H$	GTUC5[R/W] W 00001110 ---00000 00000000 00000000				
00D0B4$_H$	GTUC6[R/W] W -----000 00000010 -----000 00000000				
00D0B8$_H$	GTUC7[R/W] W ------00 00000010 ------00 00000100				
00D0BC$_H$	GTUC8[R/W] W ---00000 00000000 -------- --000010				
00D0C0$_H$	GTUC9[R/W] W -------- ------00 ---00001 --000001				
00D0C4$_H$	GTUC10[R/W] W -----000 00000010 --000000 00000101				
00D0C8$_H$	GTUC11[R/W] W -----000 -----000 ------00 ------00				
00D0CC$_H$ | 00D0FC$_H$	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D100$_H$	CCSV[R] W --000000 00010000 -100--00 00000000				FlexRay SUC
00D104$_H$	CCEV[R] W -------- -------- ---00000 00--0000				
00D108$_H$ 00D10C$_H$	-				Reserved
00D110$_H$	SCV[R] W -----000 00000000 -----000 00000000				FlexRay GTU
00D114$_H$	MTCCV[R] W -------- --000000 --000000 00000000				
00D118$_H$	RCV[R] W -------- -------- ----0000 00000000				
00D11C$_H$	OCV[R] W -------- -----000 00000000 00000000				
00D120$_H$	SFS[R] W -------- ----0000 00000000 00000000				
00D124$_H$	SWNIT[R] W -------- -------- ----0000 00000000				
00D128$_H$	ACS[R/W] W -------- -------- ---00000 ---00000				
00D12C$_H$	-				
00D130$_H$	ESID1[R] W -------- -------- 00----00 00000000				
00D134$_H$	ESID2[R] W -------- -------- 00----00 00000000				
00D138$_H$	ESID3[R] W -------- -------- 00----00 00000000				
00D13C$_H$	ESID4[R] W -------- -------- 00----00 00000000				
00D140$_H$	ESID5[R] W -------- -------- 00----00 00000000				
00D144$_H$	ESID6[R] W -------- -------- 00----00 00000000				
00D148$_H$	ESID7[R] W -------- -------- 00----00 00000000				
00D14C$_H$	ESID8[R] W -------- -------- 00----00 00000000				
00D150$_H$	ESID9[R] W -------- -------- 00----00 00000000				
00D154$_H$	ESID10[R] W -------- -------- 00----00 00000000				
00D158$_H$	ESID11[R] W -------- -------- 00----00 00000000				
00D15C$_H$	ESID12[R] W -------- -------- 00----00 00000000				
00D160$_H$	ESID13[R] W -------- -------- 00----00 00000000				
00D164$_H$	ESID14[R] W -------- -------- 00----00 00000000				
00D168$_H$	ESID15[R] W -------- -------- 00----00 00000000				
00D16C$_H$	-				
00D170$_H$	OSID1[R] W -------- -------- 00----00 00000000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D174$_H$	OSID2[R] W -------- -------- 00----00 00000000				FlexRay GTU
00D178$_H$	OSID3[R] W -------- -------- 00----00 00000000				
00D17C$_H$	OSID4[R] W -------- -------- 00----00 00000000				
00D180$_H$	OSID5[R] W -------- -------- 00----00 00000000				
00D184$_H$	OSID6[R] W -------- -------- 00----00 00000000				
00D188$_H$	OSID7[R] W -------- -------- 00----00 00000000				
00D18C$_H$	OSID8[R] W -------- -------- 00----00 00000000				
00D190$_H$	OSID9[R] W -------- -------- 00----00 00000000				
00D194$_H$	OSID10[R] W -------- -------- 00----00 00000000				
00D198$_H$	OSID11[R] W -------- -------- 00----00 00000000				
00D19C$_H$	OSID12[R] W -------- -------- 00----00 00000000				
00D1A0$_H$	OSID13[R] W -------- -------- 00----00 00000000				
00D1A4$_H$	OSID14[R] W -------- -------- 00----00 00000000				
00D1A8$_H$	OSID15[R] W -------- -------- 00----00 00000000				
00D1AC$_H$	-				Reserved
00D1B0$_H$	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM
00D1B4$_H$	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8$_H$	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC$_H$ | 00D2FC$_H$	-				Reserved
00D300$_H$	MRC[R/W] W -----001 10000000 00000000 00000000				FlexRay MHD
00D304$_H$	FRF[R/W] W -------1 10000000 ---00000 00000000				
00D308$_H$	FRFM[R/W] W -------- -------- ---00000 000000--				
00D30C$_H$	FCL[R/W] W -------- -------- -------- 10000000				
00D310$_H$	MHDS[R/W] W -0000000 -0000000 -0000000 10000000				
00D314$_H$	LDTS[R] W -----000 00000000 -----000 00000000				
00D318$_H$	FSR[R] W -------- -------- 00000000 -----000				
00D31C$_H$	MHDF[R/W] W -------- -------- -------0 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D320H	TXRQ1[R] W 00000000 00000000 00000000 00000000				FlexRay MHD
00D324H	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328H	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32CH	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330H	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334H	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338H	NDAT3[R] W 00000000 00000000 00000000 00000000				
00D33CH	NDAT4[R] W 00000000 00000000 00000000 00000000				
00D340H	MBSC1[R] W 00000000 00000000 00000000 00000000				
00D344H	MBSC2[R] W 00000000 00000000 00000000 00000000				
00D348H	MBSC3[R] W 00000000 00000000 00000000 00000000				
00D34CH	MBSC4[R] W 00000000 00000000 00000000 00000000				
00D350H | 00D3ECH	-				Reserved
00D3F0H	CREL[R] W 00010000 00111001 00000010 00000110				FlexRay GIF
00D3F4H	ENDN[R] W 10000111 01100101 01000011 00100001				
00D3F8H | 00D3FCH	-				Reserved
00D400H | 00D4FCH	WRDSn[1-64][R/W] W 00000000 00000000 00000000 00000000				FlexRay IBF
00D500H	WRHS1[R/W] W --000000 -0000000 -----000 00000000				
00D504H	WRHS2[R/W] W -------- -0000000 -----000 00000000				
00D508H	WRHS3[R/W] W -------- -------- -----000 00000000				
00D50CH	-				
00D510H	IBCM[R/W] W -------- ------00 -------- -----000				
00D514H	IBCR[R/W] W 0------- -0000000 0------- -0000000				
00D518H | 00D5FCH	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D600$_H$ | 00D6FC$_H$	RDDSn[1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF
00D700$_H$	RDHS1[R] W --000000 -0000000 -----000 00000000				
00D704$_H$	RDHS2[R] W -0000000 -0000000 -----000 00000000				
00D708$_H$	RDHS3[R] W --000000 --000000 -----000 00000000				
00D70C$_H$	MBS[R] W --000000 --000000 00-00000 00000000				
00D710$_H$	OBCM[R/W] W -------- ------00 -------- ------00				
00D714$_H$	OBCR[R/W] W -------- -0000000 0-----00 -0000000				
00D718$_H$ | 00D7FC$_H$	-				Reserved
00D800$_H$ | 00EFFC$_H$	-				Reserved
00F000$_H$ | 00FEFC$_H$	-				Reserved [S]
00FF00$_H$	DSUCR[R/W] B,H,W -------- -------0		-	-	OCDU [S]
00FF04$_H$ | 00FF0C$_H$	-	-	-	-	Reserved [S]
00FF10$_H$	PCSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FF14$_H$	PSSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00FF18$_H$ | 00FFF4$_H$	-	-	-	-	Reserved [S]
00FFF8$_H$	EDIR1[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FFFC$_H$	EDIR0[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated when reading and writing to these registers in the user mode.

• MB91F585LB/F586LB/F587LB/F585LD/F586LD/F587LD

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000000H	PDR00[R/W] B,H,W XXXXXXXX	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	Port data register
000004H	PDR04[R/W] B,H,W XXXXXXXX	PDR05[R/W] B,H,W XXXXXXXX	PDR06[R/W] B,H,W XXXXXXXX	PDR07[R/W] B,H,W XXXXXXXX	
000008H	PDR08[R/W] B,H,W XXXXXXXX	PDR09[R/W] B,H,W XXXXXXXX	PDR10[R/W] B,H,W XXXXXXXX	PDR11[R/W] B,H,W XXXXXXXX	
00000CH	PDR12[R/W] B,H,W XXXXXXXX	PDR13[R/W] B,H,W XX-XXXXX	-	-	
000010H | 000038H	-	-	-	-	Reserved
00003CH	WDTCR0[R/W] B,H,W -0--0000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W ----0010	WDTCPR1[W] B,H,W 00000000	Watchdog timer [S]
000040H	-	-	-	-	Reserved
000044H	DICR[R/W] B -------0	-	-	-	Delay interrupt
000048H | 00005CH	-		-		Reserved
000060H	TMRLRA0[R/W] H XXXXXXXX XXXXXXXX		TMR0[R] H XXXXXXXX XXXXXXXX		Reload timer 0
000064H	TMRLRB0[R/W] H XXXXXXXX XXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000		
000068H | 00007CH	-	-	-	-	Reserved
000080H	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0
000084H	BT0TMCR2 [R/W] B -------0	BT0STC [R/W] B -0-0-0-0	-	-	
000088H	BT0PCSR/BT0PRLL [R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000		
00008CH	-	-	-	-	
000090H	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -0000000 00000000		Base timer 1
000094H	BT1TMCR2 [R/W] B -------0	BT1STC [R/W] B -0-0-0-0	-	-	
000098H	BT1PCSR/BT1PRLL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000		
00009CH	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H -------- ------11		Base timer 0, 1
0000A0H | 0000FCH	-	-	-	-	Reserved

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000100_H	TMRLRA1[R/W] H XXXXXXXX XXXXXXXX		TMR1[R] H XXXXXXXX XXXXXXXX		Reload timer 1
000104_H	TMRLRB1[R/W] H XXXXXXXX XXXXXXXX		TMCSR1[R/W] B,H,W 00000000 0-000000		
000108_H	TMRLRA2[R/W] H XXXXXXXX XXXXXXXX		TMR2[R] H XXXXXXXX XXXXXXXX		Reload timer 2
00010C_H	TMRLRB2[R/W] H XXXXXXXX XXXXXXXX		TMCSR2[R/W] B,H,W 00000000 0-000000		
000110_H	TMRLRA3[R/W] H XXXXXXXX XXXXXXXX		TMR3[R] H XXXXXXXX XXXXXXXX		Reload timer 3
000114_H	TMRLRB3[R/W] H XXXXXXXX XXXXXXXX		TMCSR3[R/W] B,H,W 00000000 0-000000		
000118_H | 00011C_H	-	-	-	-	Reserved
000120_H	IRPR0H[R] B,H,W 00------	IRPR0L[R] B,H,W 00------	IRPR1H[R] B,H,W 00------	IRPR1L[R] B,H,W --------	Interrupt request batch read register
000124_H	IRPR2H[R] B,H,W --------	IRPR2L[R] B,H,W 0000----	IRPR3H[R] B,H,W 00------	IRPR3L[R] B,H,W 00------	
000128_H	IRPR4H[R] B,H,W 00------	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00------	IRPR5L[R] B,H,W 00------	
00012C_H	IRPR6H[R] B,H,W 000000--	IRPR6L[R] B,H,W 000000--	IRPR7H[R] B,H,W 000000--	IRPR7L[R] B,H,W 000000--	
000130_H	IRPR8H[R] B,H,W 000000--	IRPR8L[R] B,H,W 00------	IRPR9H[R] B,H,W 00------	IRPR9L[R] B,H,W 00------	
000134_H	IRPR10H[R] B,H,W 00------	IRPR10L[R] B,H,W 00------	IRPR11H[R] B,H,W 00------	IRPR11L[R] B,H,W 0000000-	
000138_H	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 00000000	IRPR13L[R] B,H,W 00000000	
00013C_H	IRPR14H[R] B,H,W 00------	IRPR14L[R] B,H,W 00------	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 00000---	
000140_H	IRPR16H[R] B,H,W 00------	IRPR16L[R] B,H,W 00------	IRPR17H[R] B,H,W 00------	IRPR17L[R] B,H,W 00------	
000144_H	IRPR18H[R] B,H,W 00------	IRPR18L[R] B,H,W 000000--	-	-	
000148_H | 0001FC_H	-	-	-	-	Reserved
000200_H	PCN0[R/W] B,H,W 00000000 000000-0		PCSR0[W] H,W XXXXXXXX XXXXXXXX		PPG0
000204_H	PDUT0[W] H,W XXXXXXXX XXXXXXXX		PTMR0[R] H,W 11111111 11111111		
000208_H	PCN1[R/W] B,H,W 00000000 000000-0		PCSR1[W] H,W XXXXXXXX XXXXXXXX		PPG1
00020C_H	PDUT1[W] H,W XXXXXXXX XXXXXXXX		PTMR1[R] H,W 11111111 11111111		
000210_H	PCN2[R/W] B,H,W 00000000 000000-0		PCSR2[W] H,W XXXXXXXX XXXXXXXX		PPG2
000214_H	PDUT2[W] H,W XXXXXXXX XXXXXXXX		PTMR2[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000218_H	PCN3[R/W] B,H,W 00000000 000000-0		PCSR3[W] H,W XXXXXXXX XXXXXXXX		PPG3
00021C_H	PDUT3[W] H,W XXXXXXXX XXXXXXXX		PTMR3[R] H,W 11111111 11111111		
000220_H	PCN4[R/W] B,H,W 00000000 000000-0		PCSR4[W] H,W XXXXXXXX XXXXXXXX		PPG4
000224_H	PDUT4[W] H,W XXXXXXXX XXXXXXXX		PTMR4[R] H,W 11111111 11111111		
000228_H	PCN5[R/W] B,H,W 00000000 000000-0		PCSR5[W] H,W XXXXXXXX XXXXXXXX		PPG5
00022C_H	PDUT5[W] H,W XXXXXXXX XXXXXXXX		PTMR5[R] H,W 11111111 11111111		
000230_H	PCN6[R/W] B,H,W 00000000 000000-0		PCSR6[W] H,W XXXXXXXX XXXXXXXX		PPG6
000234_H	PDUT6[W] H,W XXXXXXXX XXXXXXXX		PTMR6[R] H,W 11111111 11111111		
000238_H	PCN7[R/W] B,H,W 00000000 000000-0		PCSR7[W] H,W XXXXXXXX XXXXXXXX		PPG7
00023C_H	PDUT7[W] H,W XXXXXXXX XXXXXXXX		PTMR7[R] H,W 11111111 11111111		
000240_H	PCN8[R/W] B,H,W 00000000 000000-0		PCSR8[W] H,W XXXXXXXX XXXXXXXX		PPG8
000244_H	PDUT8[W] H,W XXXXXXXX XXXXXXXX		PTMR8[R] H,W 11111111 11111111		
000248_H	PCN9[R/W] B,H,W 00000000 000000-0		PCSR9[W] H,W XXXXXXXX XXXXXXXX		PPG9
00024C_H	PDUT9[W] H,W XXXXXXXX XXXXXXXX		PTMR9[R] H,W 11111111 11111111		
000250_H	PCN10[R/W] B,H,W 00000000 000000-0		PCSR10[W] H,W XXXXXXXX XXXXXXXX		PPG10
000254_H	PDUT10[W] H,W XXXXXXXX XXXXXXXX		PTMR10[R] H,W 11111111 11111111		
000258_H	PCN11[R/W] B,H,W 00000000 000000-0		PCSR11[W] H,W XXXXXXXX XXXXXXXX		PPG11
00025C_H	PDUT11[W] H,W XXXXXXXX XXXXXXXX		PTMR11[R] H,W 11111111 11111111		
000260_H	PCN12[R/W] B,H,W 00000000 000000-0		PCSR12[W] H,W XXXXXXXX XXXXXXXX		PPG12
000264_H	PDUT12[W] H,W XXXXXXXX XXXXXXXX		PTMR12[R] H,W 11111111 11111111		
000268_H	PCN13[R/W] B,H,W 00000000 000000-0		PCSR13[W] H,W XXXXXXXX XXXXXXXX		PPG13
00026C_H	PDUT13[W] H,W XXXXXXXX XXXXXXXX		PTMR13[R] H,W 11111111 11111111		
000270_H	PCN14[R/W] B,H,W 00000000 000000-0		PCSR14[W] H,W XXXXXXXX XXXXXXXX		PPG14
000274_H	PDUT14[W] H,W XXXXXXXX XXXXXXXX		PTMR14[R] H,W 11111111 11111111		
000278_H	PCN15[R/W] B,H,W 00000000 000000-0		PCSR15[W] H,W XXXXXXXX XXXXXXXX		PPG15
00027C_H	PDUT15[W] H,W XXXXXXXX XXXXXXXX		PTMR15[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000280_H	PCN16[R/W] B,H,W 00000000 000000-0		PCSR16[W] H,W XXXXXXXX XXXXXXXX		PPG16
000284_H	PDUT16[W] H,W XXXXXXXX XXXXXXXX		PTMR16[R] H,W 11111111 11111111		
000288_H	PCN17[R/W] B,H,W 00000000 000000-0		PCSR17[W] H,W XXXXXXXX XXXXXXXX		PPG17
00028C_H	PDUT17[W] H,W XXXXXXXX XXXXXXXX		PTMR17[R] H,W 11111111 11111111		
000290_H	PCN18[R/W] B,H,W 00000000 000000-0		PCSR18[W] H,W XXXXXXXX XXXXXXXX		PPG18
000294_H	PDUT18[W] H,W XXXXXXXX XXXXXXXX		PTMR18[R] H,W 11111111 11111111		
000298_H	PCN19[R/W] B,H,W 00000000 000000-0		PCSR19[W] H,W XXXXXXXX XXXXXXXX		PPG19
00029C_H	PDUT19[W] H,W XXXXXXXX XXXXXXXX		PTMR19[R] H,W 11111111 11111111		
0002A0_H	PCN20[R/W] B,H,W 00000000 000000-0		PCSR20[W] H,W XXXXXXXX XXXXXXXX		PPG20
0002A4_H	PDUT20[W] H,W XXXXXXXX XXXXXXXX		PTMR20[R] H,W 11111111 11111111		
0002A8_H	PCN21[R/W] B,H,W 00000000 000000-0		PCSR21[W] H,W XXXXXXXX XXXXXXXX		PPG21
0002AC_H	PDUT21[W] H,W XXXXXXXX XXXXXXXX		PTMR21[R] H,W 11111111 11111111		
0002B0_H	PCN22[R/W] B,H,W 00000000 000000-0		PCSR22[W] H,W XXXXXXXX XXXXXXXX		PPG22
0002B4_H	PDUT22[W] H,W XXXXXXXX XXXXXXXX		PTMR22[R] H,W 11111111 11111111		
0002B8_H	PCN23[R/W] B,H,W 00000000 000000-0		PCSR23[W] H,W XXXXXXXX XXXXXXXX		PPG23
0002BC_H	PDUT23[W] H,W XXXXXXXX XXXXXXXX		PTMR23[R] H,W 11111111 11111111		
0002C0_H	GTRS0[R/W] B,H,W -0000000 -0000000		GTRS1[R/W] B,H,W -0000000 -0000000		PPG Control
0002C4_H	GTRS2[R/W] B,H,W -0000000 -0000000		GTRS3[R/W] B,H,W -0000000 -0000000		
0002C8_H	GTRS4[R/W] B,H,W -0000000 -0000000		GTRS5[R/W] B,H,W -0000000 -0000000		
0002CC_H	GTRS6[R/W] B,H,W -0000000 -0000000		GTRS7[R/W] B,H,W -0000000 -0000000		
0002D0_H	GTRS8[R/W] B,H,W -0000000 -0000000		GTRS9[R/W] B,H,W -0000000 -0000000		
0002D4_H	GTRS10[R/W] B,H,W -0000000 -0000000		GTRS11[R/W] B,H,W -0000000 -0000000		
0002D8_H	GTREN0[R/W] H,W 00000000 00000000		GTREN1[R/W] H,W -------- 00000000		
0002DC_H	-		-		Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0002E0_H	-	GATEC0[R/W] B,H,W ------00	-	GATEC2[R/W] B,H,W ------00	PPG GATE Control
0002E4_H	-	GATEC4[R/W] B,H,W ------00	-	GATEC8[R/W] B,H,W ------00	
0002E8_H	-	GATEC10[R/W] B,H,W ------00	-	GATEC12[R/W] B,H,W ------00	
0002EC_H	-	-	-	-	Reserved
0002F0_H	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0
0002F4_H	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000	
0002F8_H	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1
0002FC_H	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000	
000300_H	-				Reserved
000304_H	-	-	-	-	Reserved
000308_H	-				Reserved
00030C_H	-	-	-	-	
000310_H	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)
000314_H	-	-	-	-	
000318_H	-				
00031C_H	-	-	-		
000320_H	DPVAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000324_H	-	-	DPVSR[R/W] H -------- 00000--0		
000328_H	DEAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00032C_H	-	-	DESR[R/W] H -------- 00000--0		
000330_H	PABR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000334_H	-	-	PACR0[R/W] H 000000-0 00000--0		
000338_H	PABR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00033C_H	-	-	PACR1[R/W] H 000000-0 00000--0		
000340_H	PABR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000344_H	-	-	PACR2[R/W] H 000000-0 00000--0		
000348_H	PABR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00034C_H	-	-	PACR3[R/W] H 000000-0 00000--0		
000350_H	PABR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000354$_H$	-	-	PACR4[R/W] H 000000-0 00000--0		MPU [S] (Only the CPU can access this area)
000358$_H$	PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00035C$_H$	-	-	PACR5[R/W] H 000000-0 00000--0		
000360$_H$	PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000364$_H$	-	-	PACR6[R/W] H 000000-0 00000--0		
000368$_H$	PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00036C$_H$	-	-	PACR7[R/W] H 000000-0 00000--0		
000370$_H$	-				Reserved [S]
000374$_H$	-	-	-		
000378$_H$	-				
00037C$_H$	-	-	-		
000380$_H$	-				
000384$_H$	-	-	-		
000388$_H$	-				
00038C$_H$	-	-	-		
000390$_H$	-				
000394$_H$	-	-	-		Reserved [S]
000398$_H$	-				
00039C$_H$	-	-	-		
0003A0$_H$	-				
0003A4$_H$	-	-	-		
0003A8$_H$	-				
0003AC$_H$	-	-	-		
0003B0$_H$ | 0003FC$_H$	-	-	-	-	Reserved [S]
000400$_H$	ICSEL0[R/W] B,H,W -----000	ICSEL1[R/W] B,H,W -------0	ICSEL2[R/W] B,H,W -------0	ICSEL3[R/W] B,H,W -------0	Generation and clearing of DMA transfer requests
000404$_H$	ICSEL4[R/W] B,H,W -------0	ICSEL5[R/W] B,H,W -------0	ICSEL6[R/W] B,H,W -------0	ICSEL7[R/W] B,H,W -----000	
000408$_H$	ICSEL8[R/W] B,H,W -------0	ICSEL9[R/W] B,H,W -------0	ICSEL10[R/W] B,H,W -----000	ICSEL11[R/W] B,H,W -----000	
00040C$_H$	ICSEL12[R/W] B,H,W -----000	ICSEL13[R/W] B,H,W -----000	ICSEL14[R/W] B,H,W -----000	ICSEL15[R/W] B,H,W -------0	
000410$_H$	ICSEL16[R/W] B,H,W -------0	ICSEL17[R/W] B,H,W -------0	ICSEL18[R/W] B,H,W -------0	ICSEL19[R/W] B,H,W -------0	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000414$_H$	ICSEL20[R/W] B,H,W -------0	ICSEL21[R/W] B,H,W -----000	ICSEL22[R/W] B,H,W -----000	ICSEL23[R/W] B,H,W -----000	Generation and clearing of DMA transfer requests
000418$_H$	ICSEL24[R/W] B,H,W -----000	ICSEL25[R/W] B,H,W -----000	ICSEL26[R/W] B,H,W -------0	ICSEL27[R/W] B,H,W -------0	
00041C$_H$	-	-	-	-	
000420$_H$	-	-	-	-	
000424$_H$ | 00043C$_H$	-	-	-	-	Reserved
000440$_H$	ICR00[R/W] B,H,W ---11111	ICR01[R/W] B,H,W ---11111	ICR02[R/W] B,H,W ---11111	ICR03[R/W] B,H,W ---11111	Interrupt controller [S]
000444$_H$	ICR04[R/W] B,H,W ---11111	ICR05[R/W] B,H,W ---11111	ICR06[R/W] B,H,W ---11111	ICR07[R/W] B,H,W ---11111	
000448$_H$	ICR08[R/W] B,H,W ---11111	ICR09[R/W] B,H,W ---11111	ICR10[R/W] B,H,W ---11111	ICR11[R/W] B,H,W ---11111	
00044C$_H$	ICR12[R/W] B,H,W ---11111	ICR13[R/W] B,H,W ---11111	ICR14[R/W] B,H,W ---11111	ICR15[R/W] B,H,W ---11111	
000450$_H$	ICR16[R/W] B,H,W ---11111	ICR17[R/W] B,H,W ---11111	ICR18[R/W] B,H,W ---11111	ICR19[R/W] B,H,W ---11111	
000454$_H$	ICR20[R/W] B,H,W ---11111	ICR21[R/W] B,H,W ---11111	ICR22[R/W] B,H,W ---11111	ICR23[R/W] B,H,W ---11111	
000458$_H$	ICR24[R/W] B,H,W ---11111	ICR25[R/W] B,H,W ---11111	ICR26[R/W] B,H,W ---11111	ICR27[R/W] B,H,W ---11111	
00045C$_H$	ICR28[R/W] B,H,W ---11111	ICR29[R/W] B,H,W ---11111	ICR30[R/W] B,H,W ---11111	ICR31[R/W] B,H,W ---11111	
000460$_H$	ICR32[R/W] B,H,W ---11111	ICR33[R/W] B,H,W ---11111	ICR34[R/W] B,H,W ---11111	ICR35[R/W] B,H,W ---11111	
000464$_H$	ICR36[R/W] B,H,W ---11111	ICR37[R/W] B,H,W ---11111	ICR38[R/W] B,H,W ---11111	ICR39[R/W] B,H,W ---11111	
000468$_H$	ICR40[R/W] B,H,W ---11111	ICR41[R/W] B,H,W ---11111	ICR42[R/W] B,H,W ---11111	ICR43[R/W] B,H,W ---11111	
00046C$_H$	ICR44[R/W] B,H,W ---11111	ICR45[R/W] B,H,W ---11111	ICR46[R/W] B,H,W ---11111	ICR47[R/W] B,H,W ---11111	
000470$_H$ | 00047C$_H$	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000480_H	RSTRR[R] B,H,W XXXX--XX	RSTCR[R/W] B,H,W 111----0	STBCR[R/W] B,H,W* 000---11	-	Reset control [S] Power consumption control [S] * Writing to STBCR by DMA is disabled.
000484_H	-	-	-	-	Reserved [S]
000488_H	DIVR0[R/W] B,H,W 000-----	DIVR1[R/W] B,H,W 0001----	DIVR2[R/W] B,H,W 0011----	-	Clock control [S]
00048C_H	-	-	-	-	Reserved [S]
000490_H	IORR0[R/W] B,H,W -0000000	IORR1[R/W] B,H,W -0000000	IORR2[R/W] B,H,W -0000000	IORR3[R/W] B,H,W -0000000	DMA transfer request from a peripheral [S]
000494_H	IORR4[R/W] B,H,W -0000000	IORR5[R/W] B,H,W -0000000	IORR6[R/W] B,H,W -0000000	IORR7[R/W] B,H,W -0000000	
000498_H	-	-	-	-	
00049C_H	-	-	-	-	
0004A0_H	-	-	-	-	Reserved
0004A4_H	CANPRE[R/W] B,H,W ----0000	-	-	-	CAN prescaler
0004A8_H | 0004AC_H	-	-	-	-	Reserved
0004B0_H	-	-	-	-	Reserved
0004B4_H | 0004C0_H	-	-	-	-	Reserved
0004C4_H	CUCR1[R/W] B,H,W -------- ---0--00		CUTD1[R/W] B,H,W 11000011 01010000		WDT1 calibration
0004C8_H	CUTR1[R] B,H,W -------- 00000000 00000000 00000000				
0004CC_H | 0004DC_H	-	-	-	-	Reserved
0004E0_H	-	-	CSCFG[R/W] B,H,W ---0----	CMCFG[R/W] B,H,W 00000000	Clock monitor
0004E4_H	-	-	-	-	
0004E8_H	PLL2DIVM[R/W] B,H,W ----0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay clock control
0004EC_H	PLL2CTRL[R/W] B,H,W ----0000	PLL2DIVK[R/W] B,H,W -------0	CLKR2[R/W] B,H,W 000--000	-	
0004F0_H | 0004FC_H	-	-	-	-	Reserved
000500_H	-				Reserved
000504_H	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000508_H | 00050C_H	-	-	-	-	Reserved
000510_H	CSELR[R/W] B,H,W -0----00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]
000514_H	PLLCR[R/W] B,H,W 00-00000 11110000		CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00------	
000518_H	-	-	CPUAR[R/W] B,H,W 0---XXXX	-	Reset [S]
00051C_H	-	-	-	-	Reserved [S]
000520_H	CCPSSELR[R/W] B,H,W -------0	-	-	CCPSDIVR[R/W] B,H,W -000-000	
000524_H	-	CCPLLFBR[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000	
000528_H	-	CCSSCCR0[R/W] B,H,W ----0000	CCSSCCR1[R/W] H,W 000----- --------		Clock control 2
00052C_H	-	CCCGRCR0[R/W] B,H,W 00----00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000	
000530_H	-	-	CCPMUCR0[R/W] B,H,W 0-----00	CCPMUCR1[R/W] B,H,W 0--00000	
000534_H	-	-	-	-	
000538_H	-	-	-	-	
00053C_H	-	-	-	-	
000540_H | 00054C_H	-	-	-	-	Reserved
000550_H	EIRR0[R/W] B,H,W XXXXXXXX	ENIR0[R/W] B,H,W 00000000	ELVR0[R/W] B,H,W 00000000 00000000		External interrupt (INT0 to 7)
000554_H | 000568_H	-	-	-	-	Reserved
00056C_H	-	CSVCR[R/W] B -0--1--0	-	-	CSV
000570_H	CRTR[R/W] B,H,W 01111111	-	-	-	WDT1 calibration (trimming)
000574_H | 00057C_H	-	-	-	-	Reserved
000580_H	REGSEL[R/W] B,H,W 01--110-	-	-	-	Regulator control
000584_H	LVD5R[R/W] B,H,W -------1	LVD5F[R/W] B,H,W 0-010--1	LVD[R/W] B,H,W 01000--0	-	Low-voltage detection

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000588_H | 00058C_H	-	-	-	-	Reserved
000590_H	PMUSTR [R/W] B,H,W 0-----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W -----011	-	PMU
000594_H	-	PMUINTF1[R/W] B,H,W 00000000	PMUINTF2[R/W] B,H,W -00-----	-	
000598_H	-	-	-	-	
00059C_H	-	-	-	-	
0005A0_H | 0005FC_H	-	-	-	-	Reserved
000600_H	ASR0[R/W] W 00000000 00000000 -------- 1111-001				External bus interface [S]
000604_H	ASR1[R/W] W XXXXXXXX XXXXXXXX -------- XXXX-XX0				
000608_H	ASR2[R/W] W XXXXXXXX XXXXXXXX -------- XXXX-XX0				
00060C_H	ASR3[R/W] W XXXXXXXX XXXXXXXX -------- XXXX-XX0				
000610_H | 00063C_H	-	-	-	-	Reserved[S]
000640_H	ACR0[R/W] W -------- -------- -------- 00--00--				External bus interface [S]
000644_H	ACR1[R/W] W -------- -------- -------- XX--XX--				
000648_H	ACR2[R/W] W -------- -------- -------- XX--XX--				
00064C_H	ACR3[R/W] W -------- -------- -------- XX--XX--				
000650_H | 00067C_H	-	-	-	-	Reserved[S]
000680_H	AWR0[R/W] W ----1111 00000000 11110000 00000-0-				External bus interface [S]
000684_H	AWR1[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXX-X-				
000688_H	AWR2[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXX-X-				
00068C_H	AWR3[R/W] W ----XXXX XXXXXXXX XXXXXXXX XXXXX-X-				
000690_H | 0006BC_H	-	-	-	-	Reserved[S]
0006C0_H	DMAR0[R/W] W -------- -------- -------- ----0000				External bus interface [S]
0006C4_H	DMAR1[R/W] W -------- -------- -------- ----0000				
0006C8_H	DMAR2[R/W] W -------- -------- -------- ----0000				
0006CC_H	DMAR3[R/W] W -------- -------- -------- ----0000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0006D0_H | 0006F0_H	-	-	-	-	Reserved
0006F4_H	-				Reserved
0006F8_H | 0006FC_H	-	-	-	-	Reserved
000700_H	-				Reserved
000704_H | 00070C_H	-	-	-	-	Reserved
000710_H	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter
000714_H	BPCTRA[R/W] W 00000000 00000000 00000000 00000000				
000718_H	BPCTRB[R/W] W 00000000 00000000 00000000 00000000				
00071C_H	BPCTRC[R/W] W 00000000 00000000 00000000 00000000				
000720_H | 0007F8_H	-	-	-	-	Reserved
0007FC_H	BMODR[R] B,H,W XXXXXXXX	-	-	-	Operation mode
000800_H | 00083C_H	-	-	-	-	Reserved [S]
000840_H	FCTLR[R/W] H -0--1000 0--0----		-	FSTR[R/W] B -----001	Flash memory register [S]
000844_H	-	-	-	-	Reserved [S]
000848_H | 000854_H	-	-	-	-	Reserved [S]
000858_H	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]
00085C_H | 00087C_H	-	-	-	-	Reserved [S]
000880_H	WRAR00[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
000884_H	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888_H	WRAR01[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
00088C_H	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890_H	WRAR02[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
000894_H	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898_H	WRAR03[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
00089C_H	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0008A0_H	WRAR04[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008A4_H	WRDR04[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A8_H	WRAR05[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008AC_H	WRDR05[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B0_H	WRAR06[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008B4_H	WRDR06[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B8_H	WRAR07[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008BC_H	WRDR07[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C0_H	WRAR08[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008C4_H	WRDR08[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C8_H	WRAR09[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008CC_H	WRDR09[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Wild register [S]
0008D0_H	WRAR10[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008D4_H	WRDR10[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008D8_H	WRAR11[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008DC_H	WRDR11[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E0_H	WRAR12[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008E4_H	WRDR12[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E8_H	WRAR13[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008EC_H	WRDR13[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F0_H	WRAR14[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008F4_H	WRDR14[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F8_H	WRAR15[R/W] W -------- --XXXXXX XXXXXXXX XXXXXX--				
0008FC_H	WRDR15[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000900_H | 000BF8_H	-	-	-	-	Reserved
000BFC_H	-	-	UER[W] B,H,W -------- -------X		OCDU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000C00$_H$	DCCR0[R/W] W 0----000 --00--00 00000000 0-000000				
000C04$_H$	DCSR0[R/W] H 0------- -----000		DTCR0[R/W] H 00000000 00000000		
000C08$_H$	DSAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C0C$_H$	DDAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C10$_H$	DCCR1[R/W] W 0----000 --00--00 00000000 0-000000				
000C14$_H$	DCSR1[R/W] H 0------- -----000		DTCR1[R/W] H 00000000 00000000		
000C18$_H$	DSAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C1C$_H$	DDAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C20$_H$	DCCR2[R/W] W 0----000 --00--00 00000000 0-000000				
000C24$_H$	DCSR2[R/W] H 0------- -----000		DTCR2[R/W] H 00000000 00000000		
000C28$_H$	DSAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C2C$_H$	DDAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]
000C30$_H$	DCCR3[R/W] W 0----000 --00--00 00000000 0-000000				
000C34$_H$	DCSR3[R/W] H 0------- -----000		DTCR3[R/W] H 00000000 00000000		
000C38$_H$	DSAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C3C$_H$	DDAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C40$_H$	DCCR4[R/W] W 0----000 --00--00 00000000 0-000000				
000C44$_H$	DCSR4[R/W] H 0------- -----000		DTCR4[R/W] H 00000000 00000000		
000C48$_H$	DSAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C4C$_H$	DDAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C50$_H$	DCCR5[R/W] W 0----000 --00--00 00000000 0-000000				
000C54$_H$	DCSR5[R/W] H 0------- -----000		DTCR5[R/W] H 00000000 00000000		
000C58$_H$	DSAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C5C$_H$	DDAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C60$_H$	DCCR6[R/W] W 0----000 --00--00 00000000 0-000000				
000C64$_H$	DCSR6[R/W] H 0------- -----000		DTCR6[R/W] H 00000000 00000000		
000C68$_H$	DSAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000C6C$_H$	DDAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]
000C70$_H$	DCCR7[R/W] W 0----000 --00--00 00000000 0-000000				
000C74$_H$	DCSR7[R/W] H 0------- -----000		DTCR7[R/W] H 00000000 00000000		
000C78$_H$	DSAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C7C$_H$	DDAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C80$_H$ | 000DF0$_H$	-	-	-	-	
000DF4$_H$	-	-	DNMIR[R/W] B 0------0	DILVR[R/W] B ---11111	
000DF8$_H$	DMACR[R/W] W 0------- -------- 0------- --------				
000DFC$_H$	-	-	-	-	Reserved [S]
000E00$_H$	DDR00[R/W] B,H 00000000	DDR01[R/W] B,H 00000000	DDR02[R/W] B,H 00000000	DDR03[R/W] B,H 00000000	Data direction register
000E04$_H$	DDR04[R/W] B,H 00000000	DDR05[R/W] B,H 00000000	DDR06[R/W] B,H 00000000	DDR07[R/W] B,H 00000000	
000E08$_H$	DDR08[R/W] B,H 00000000	DDR09[R/W] B,H 00000000	DDR10[R/W] B,H 00000000	DDR11[R/W] B,H 00000000	
000E0C$_H$	DDR12[R/W] B,H 00000000	DDR13[R/W] B,H 00-00000	-	-	
000E10$_H$ | 000E1C$_H$	-	-	-	-	Reserved
000E20$_H$	PFR00[R/W] B,H 00000000	PFR01[R/W] B,H 00000000	PFR02[R/W] B,H 00000000	PFR03[R/W] B,H 00000000	Port function register
000E24$_H$	PFR04[R/W] B,H 00000000	PFR05[R/W] B,H 00000000	PFR06[R/W] B,H 00000000	PFR07[R/W] B,H 00000000	
000E28$_H$	PFR08[R/W] B,H 00000000	PFR09[R/W] B,H 00000000	PFR10[R/W] B,H 00000000	PFR11[R/W] B,H 00000000	
000E2C$_H$	PFR12[R/W] B,H 00000000	PFR13[R/W] B,H 00-00000	-	-	
000E30$_H$ | 000E3C$_H$	-	-	-	-	Reserved
000E40$_H$	PDDR00[R] B,H,W XXXXXXXX	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	Input data direct read register
000E44$_H$	PDDR04[R] B,H,W XXXXXXXX	PDDR05[R] B,H,W XXXXXXXX	PDDR06[R] B,H,W XXXXXXXX	PDDR07[R] B,H,W XXXXXXXX	
000E48$_H$	PDDR08[R] B,H,W XXXXXXXX	PDDR09[R] B,H,W XXXXXXXX	PDDR10[R] B,H,W XXXXXXXX	PDDR11[R] B,H,W XXXXXXXX	
000E4C$_H$	PDDR12[R] B,H,W XXXXXXXX	PDDR13[R] B,H,W XX-XXXXX	-	-	
000E50$_H$ | 000E5C$_H$	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E60$_H$	EPFR00[R/W] B,H -----000	EPFR01[R/W] B,H ------00	EPFR02[R/W] B,H --000000	EPFR03[R/W] B,H 00000000	Extended port function register
000E64$_H$	EPFR04[R/W] B,H 00000000	EPFR05[R/W] B,H 00000000	EPFR06[R/W] B,H ------00	EPFR07[R/W] B,H ----0000	
000E68$_H$	EPFR08[R/W] B,H ----0000	EPFR09[R/W] B,H -------0	EPFR10[R/W] B,H 00000000	EPFR11[R/W] B,H ----0000	
000E6C$_H$	-	EPFR13[R/W] B,H -------1	EPFR14[R/W] B,H -0000000	EPFR15[R/W] B,H -0000000	
000E70$_H$	EPFR16[R/W] B,H --000000	EPFR17[R/W] B,H 00000000	EPFR18[R/W] B,H 00000000	EPFR19[R/W] B,H 00000000	
000E74$_H$	EPFR20[R/W] B,H 00000000	EPFR21[R/W] B,H 00000000	EPFR22[R/W] B,H 00000000	EPFR23[R/W] B,H 00000000	
000E78$_H$	EPFR24[R/W] B,H 00000000	EPFR25[R/W] B,H 00000000	EPFR26[R/W] B,H 00000000	EPFR27[R/W] B,H 00000000	
000E7C$_H$	EPFR28[R/W] B,H 00000000	EPFR29[R/W] B,H 00000000	EPFR30[R/W] B,H 00000000	EPFR31[R/W] B,H 00000000	
000E80$_H$	EPFR32[R/W] B,H 00000000	-	-	-	
000E84$_H$ | 000EBC$_H$	-	-	-	-	Reserved
000EC0$_H$	PPER00[R/W] B,H 00000000	PPER01[R/W] B,H 00000000	PPER02[R/W] B,H 00000000	PPER03[R/W] B,H 00000000	Port pull-up/down enable register
000EC4$_H$	PPER04[R/W] B,H 00000000	PPER05[R/W] B,H 00000000	PPER06[R/W] B,H 00000000	PPER07[R/W] B,H 00000000	
000EC8$_H$	PPER08[R/W] B,H 00000000	PPER09[R/W] B,H 00000000	PPER10[R/W] B,H 00000000	PPER11[R/W] B,H 00000000	
000ECC$_H$	PPER12[R/W] B,H 00000000	PPER13[R/W] B,H 00-00000	-	-	
000ED0$_H$ | 000EDC$_H$	-	-	-	-	Reserved
000EE0$_H$	PILR00[R/W] B,H 11111111	PILR01[R/W] B,H 11111111	PILR02[R/W] B,H 11111111	PILR03[R/W] B,H 11111111	Port input level selection register
000EE4$_H$	PILR04[R/W] B,H 11111111	PILR05[R/W] B,H 11111111	PILR06[R/W] B,H 11111111	PILR07[R/W] B,H 11111111	
000EE8$_H$	PILR08[R/W] B,H 11111111	PILR09[R/W] B,H 11111111	PILR10[R/W] B,H 11111111	PILR11[R/W] B,H 11111111	
000EEC$_H$	PILR12[R/W] B,H 11111111	PILR13[R/W] B,H 11-11111	-	-	
000EF0$_H$ | 000EFC$_H$	-	-	-	-	Reserved
000F00$_H$ | 000F1C$_H$	-	-	-	-	Reserved

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000F20$_H$	PODR00[R/W] B,H 00000000	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24$_H$	PODR04[R/W] B,H 00000000	PODR05[R/W] B,H 00000000	PODR06[R/W] B,H 00000000	PODR07[R/W] B,H 00000000	
000F28$_H$	PODR08[R/W] B,H 00000000	PODR09[R/W] B,H 00000000	PODR10[R/W] B,H 00000000	PODR11[R/W] B,H 00000000	
000F2C$_H$	PODR12[R/W] B,H 00000000	PODR13[R/W] B,H 00-00000	-	-	
000F30$_H$ | 000F3C$_H$	-	-	-	-	Reserved
000F40$_H$	PORTEN[R/W] B,H,W ------00	-	-	-	Port input enable register
000F44$_H$	KEYCDR[R/W] H 00000000 00000000		-	-	Port key code
000F48$_H$	ADERH[R/W] B,H -------- 11111111		ADERL[R/W] B,H 11111111 11111111		Analog input enable register
000F4C$_H$	DAER[R/W] B,H -------0	-	-	-	Analog output enable register
000F50$_H$ | 000FFC$_H$	-	-	-	-	Reserved
001000$_H$	SACR[R/W] B,H,W -------0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004$_H$ | 0010BC$_H$	-	-	-	-	Reserved
0010C0$_H$	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation
0010C4$_H$	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8$_H$	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC$_H$	CRCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0$_H$ | 0010FC$_H$	-	-	-	-	Reserved
001100$_H$	TCGS[R/W] B,H,W ------00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104$_H$	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108$_H$	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 --------				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00110C_H	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		Free-run timer 1
001110_H	TCCS1[R/W] B,H,W 00000000 01000000 ----0000 --------				
001114_H	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		Free-run timer 2
001118_H	TCCS2[R/W] B,H,W 00000000 01000000 ----0000 --------				
00111C_H	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		Free-run timer 3
001120_H	TCCS3[R/W] B,H,W 00000000 01000000 ----0000 --------				
001124_H	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		Free-run timer 4
001128_H	TCCS4[R/W] B,H,W 00000000 01000000 ----0000 --------				
00112C_H	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		Free-run timer 5
001130_H	TCCS5[R/W] B,H,W 00000000 01000000 ----0000 --------				
001134_H	FRS0[R/W] B,H,W -------- -000-000 -000-000 -000-000				Free-run timer selection
001138_H	FRS1[R/W] B,H,W -------- -------- -000-000 -000-000				
00113C_H	FRS2[R/W] B,H,W -------- -000-000 -000-000 -000-000				
001140_H	FRS3[R/W] B,H,W -------- -------- -000-000 -000-000				
001144_H	FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001148_H	FRS5[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
00114C_H	FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001150_H	-				
001154_H	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158_H	OCS01[R/W] B,H,W -110--00 00001100		-	OCMOD01[R/W] B,H,W ------00	
00115C_H	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160_H	OCS23[R/W] B,H,W -110--00 00001100		-	OCMOD23[R/W] B,H,W ------00	
001164_H	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168_H	OCS45[R/W] B,H,W -110--00 00001100		-	OCMOD45[R/W] B,H,W ------00	
00116C_H	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170_H	OCS67[R/W] B,H,W -110--00 00001100		-	OCMOD67[R/W] B,H,W ------00	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001174_H	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178_H	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W ------00	
00117C_H	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180_H	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W ------00	
001184_H	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188_H	ICS01[R/W] B,H,W ------00 00000000		-	LSYNS[R/W] B,H,W ---00000	
00118C_H	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190_H	ICS23[R/W] B,H,W ------00 00000000		-	-	
001194_H	IPCP4[R] H,W 00000000 00000000		IPCP5[R] H,W 00000000 00000000		Input capture 4/5
001198_H	ICS45[R/W] B,H,W ------00 00000000		-	-	
00119C_H	IPCP6[R] H,W 00000000 00000000		IPCP7[R] H,W 00000000 00000000		Input capture 6/7
0011A0_H	ICS67[R/W] B,H,W ------00 00000000		-	-	
0011A4_H	DTSR[R/W] B,H,W ------10	-	-	-	DTTI selection
0011A8_H	TMRR0[R/W] H,W 00000000 00000001		TMRR1[R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0011AC_H	TMRR2[R/W] H,W 00000000 00000001		-	-	
0011B0_H	DTSCR0[R/W] B,H,W 00000000	DTSCR1[R/W] B,H,W 00000000	DTSCR2[R/W] B,H,W 00000000	-	
0011B4_H	-	DTIR0[R/W] B,H,W 000000--	-	DTMNS0[R/W] B,H,W 00---000	
0011B8_H	-	SIGCR10[R/W] B,H,W 00000000	-	SIGCR20[R/W] B,H,W 000000-1	
0011BC_H	PICS0[R/W] B,H,W 000000-- -------- -------- --------				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0011C0_H	TMRR3[R/W] H,W 00000000 00000001		TMRR4[R/W] H,W 00000000 00000001		Waveform generator 3/4/5
0011C4_H	TMRR5[R/W] H,W 00000000 00000001		-	-	
0011C8_H	DTSCR3[R/W] B,H,W 00000000	DTSCR4[R/W] B,H,W 00000000	DTSCR5[R/W] B,H,W 00000000	-	
0011CC_H	-	DTIR1[R/W] B,H,W 000000--	-	DTMNS1[R/W] B,H,W 00---000	
0011D0_H	-	SIGCR11[R/W] B,H,W 00000000	-	SIGCR21[R/W] B,H,W 000000-1	
0011D4_H	PICS1[R/W] B,H,W 000000-- -------- -------- --------				
0011D8_H	-	-	-	-	12-bit A/D converter
0011DC_H	ADTSS[R/W] B,H,W -------0	-	-	-	
0011E0_H	ADTSE[R/W] B,H,W -------- 00000000 00000000 00000000				
0011E4_H	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000		ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000		
0011E8_H	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000		ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000		
0011EC_H	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000		ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000		
0011F0_H	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000		ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000		
0011F4_H	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000		ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000		
0011F8_H	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000		ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000		
0011FC_H	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000		ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000		
001200_H	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000		ADCOMP15/ADCOMPB15[R/W] H,W 00000000 00000000		
001204_H	ADCOMP16/ADCOMPB16[R/W] H,W 00000000 00000000		ADCOMP17/ADCOMPB17[R/W] H,W 00000000 00000000		
001208_H	ADCOMP18/ADCOMPB18[R/W] H,W 00000000 00000000		ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000		
00120C_H	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000		ADCOMP21/ADCOMPB21[R/W] H,W 00000000 00000000		
001210_H	ADCOMP22/ADCOMPB22[R/W] H,W 00000000 00000000		ADCOMP23/ADCOMPB23[R/W] H,W 00000000 00000000		
001214_H	-	-	-	-	
001218_H	-	-	-	-	
00121C_H	-	-	-	-	
001220_H	-	-	-	-	
001224_H	ADTCS0[R/W] B,H,W 00000000 0010-000		ADTCS1[R/W] B,H,W 00000000 0010-000		
001228_H	ADTCS2[R/W] B,H,W 00000000 0010-000		ADTCS3[R/W] B,H,W 00000000 0010-000		
00122C_H	ADTCS4[R/W] B,H,W 00000000 0010-000		ADTCS5[R/W] B,H,W 00000000 0010-000		

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001230_H	ADTCS6[R/W] B,H,W 00000000 0010-000		ADTCS7[R/W] B,H,W 00000000 0010-000		12-bit A/D converter
001234_H	ADTCS8[R/W] B,H,W 00000000 0010-000		ADTCS9[R/W] B,H,W 00000000 0010-000		
001238_H	ADTCS10[R/W] B,H,W 00000000 0010-000		ADTCS11[R/W] B,H,W 00000000 0010-000		
00123C_H	ADTCS12[R/W] B,H,W 00000000 0010-000		ADTCS13[R/W] B,H,W 00000000 0010-000		
001240_H	ADTCS14[R/W] B,H,W 00000000 0010-000		ADTCS15[R/W] B,H,W 00000000 0010-000		
001244_H	ADTCS16[R/W] B,H,W 00000000 00100000		ADTCS17[R/W] B,H,W 00000000 00100000		
001248_H	ADTCS18[R/W] B,H,W 00000000 00100000		ADTCS19[R/W] B,H,W 00000000 00100000		
00124C_H	ADTCS20[R/W] B,H,W 00000000 00100000		ADTCS21[R/W] B,H,W 00000000 00100000		
001250_H	ADTCS22[R/W] B,H,W 00000000 00100000		ADTCS23[R/W] B,H,W 00000000 00100000		
001254_H	-	-	-	-	
001258_H	-	-	-	-	
00125C_H	-	-	-	-	
001260_H	-	-	-	-	
001264_H	ADTCD0[R] B,H,W 10--0000 00000000		ADTCD1[R] B,H,W 10--0000 00000000		
001268_H	ADTCD2[R] B,H,W 10--0000 00000000		ADTCD3[R] B,H,W 10--0000 00000000		
00126C_H	ADTCD4[R] B,H,W 10--0000 00000000		ADTCD5[R] B,H,W 10--0000 00000000		
001270_H	ADTCD6[R] B,H,W 10--0000 00000000		ADTCD7[R] B,H,W 10--0000 00000000		
001274_H	ADTCD8[R] B,H,W 10--0000 00000000		ADTCD9[R] B,H,W 10--0000 00000000		
001278_H	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		
00127C_H	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000		
001280_H	ADTCD14[R] B,H,W 10--0000 00000000		ADTCD15[R] B,H,W 10--0000 00000000		
001284_H	ADTCD16[R] B,H,W 10--0000 00000000		ADTCD17[R] B,H,W 10--0000 00000000		
001288_H	ADTCD18[R] B,H,W 10--0000 00000000		ADTCD19[R] B,H,W 10--0000 00000000		
00128C_H	ADTCD20[R] B,H,W 10--0000 00000000		ADTCD21[R] B,H,W 10--0000 00000000		
001290_H	ADTCD22[R] B,H,W 10--0000 00000000		ADTCD23[R] B,H,W 10--0000 00000000		
001294_H	-	-	-	-	
001298_H	-	-	-	-	
00129C_H	-	-	-	-	
0012A0_H	-	-	-	-	
0012A4_H	ADCS0[R/W] B,H,W 0------- --------		ADCH0[R] B,H,W -----000	ADMD0[R/W] B,H,W ----0000	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0012A8$_H$	ADCS1[R/W] B,H,W 0------- --------		ADCH1[R] B,H,W -----000	ADMD1[R/W] B,H,W ----0000	12-bit A/D converter
0012AC$_H$	ADCS2[R/W] B,H,W 0------- --------		ADCH2[R] B,H,W -----000	ADMD2[R/W] B,H,W ----0000	
0012B0$_H$ | 0012FC$_H$	-	-	-	-	Reserved
001300$_H$	-	-	-	-	Reserved
001304$_H$	-	-	-	-	
001308$_H$	-	-	-	-	
00130C$_H$	-	-	-	-	
001310$_H$	-	-	-	-	
001314$_H$	-	-	-	-	
001318$_H$	-	-	-	-	
00131C$_H$	-	-	-	-	
001320$_H$	-	-	-	-	
001324$_H$	-		-		
001328$_H$	-	-	-	-	
00132C$_H$	-	-	-	-	
001330$_H$	-		-		
001334$_H$ | 0013FC$_H$	-	-	-	-	Reserved
001400$_H$	DACR[R/W] B,H,W -------0	-	DADR[R/W] H,W ------XX XXXXXXXX		DAC
001404$_H$ | 0014FC$_H$	-	-	-	-	Reserved

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001500$_H$	SCR0/(IBCR0) [R/W] B,H,W 0--00000	SMR0 [R/W] B,H,W 000000-0	SSR0 [R/W] B,H,W 0--00011	ESCR0/(IBSR0) [R/W] B,H,W 00000000	Multi Function Serial I/F 0 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001504$_H$	-/(RDR10/(TDR10))[R/W] B,H,W -------- -------- *3		RDR00/(TDR00)[R/W] B,H,W -------0 00000000 *1		
001508$_H$	SACSR0[R/W] B,H,W 0----000 00000000		STMR0[R] B,H,W 00000000 00000000		
00150C$_H$	STMCR00[R/W] B,H,W 00000000 00000000		-/(SCSCR0/SFUR0) [R/W] B,H,W -------- -------- *3,*4		
001510$_H$	-/(SCSTR30) [R/W] B,H,W -------- *3	-/(SCSTR20) [R/W] B,H,W -------- *3	-/(SCSTR10/SFLR 10) [R/W] B,H,W -------- *3,*4	-/(SCSTR00/SFLR 00) [R/W] B,H,W -------- *3,*4	
001514$_H$	-	-	-	-	
001518$_H$	-	-	-	-	
00151C$_H$	BGR0[R/W] H,W 00000000 00000000		-/(ISMK0)[R/W] B,H,W -------- *2	-/(ISBA0)[R/W] B,H,W -------- *2	
001520$_H$	FCR10[R/W] B,H,W 00-00100	FCR00 [R/W] B,H,W -0000000	FBYTE20 [R/W] B,H,W 00000000	FBYTE10 [R/W] B,H,W 00000000	
001524$_H$	SCR1/(IBCR1) [R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000000-0	SSR1[R/W] B,H,W 0--00011	ESCR1/(IBSR1) [R/W] B,H,W 00000000	Multi Function Serial I/F 1 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001528$_H$	-/(RDR11/(TDR11))[R/W] B,H,W -------- -------- *3		RDR01/(TDR01)[R/W] B,H,W -------0 00000000 *1		
00152C$_H$	SACSR1[R/W] B,H,W 0----000 00000000		STMR1[R] B,H,W 00000000 00000000		
001530$_H$	STMCR1[R/W] B,H,W 00000000 00000000		-/(SCSCR1/SFUR1) [R/W] B,H,W -------- -------- *3,*4		
001534$_H$	-/(SCSTR31) [R/W] B,H,W -------- *3	-/(SCSTR21) [R/W] B,H,W -------- *3	-/(SCSTR11/SFLR1 1) [R/W] B,H,W -------- *3,*4	-/(SCSTR01/SFLR 01) [R/W] B,H,W -------- *3,*4	
001538$_H$	-	-	-	-	
00153C$_H$	-	-	-	TBYTE01[R/W] B,H,W 00000000	
001540$_H$	BGR1[R/W] H,W 00000000 00000000		-/(ISMK1)[R/W] B,H,W -------- *2	-/(ISBA1)[R/W] B,H,W -------- *2	
001544$_H$	FCR11[R/W] B,H,W 00-00100	FCR01[R/W] B,H,W -0000000	FBYTE21[R/W] B,H,W 00000000	FBYTE11[R/W] B,H,W 00000000	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001548H	SCR2[R/W] B,H,W 0--00000	SMR2[R/W] B,H,W 000000-0	SSR2[R/W] B,H,W 0--00011	ESCR2[R/W] B,H,W 00000000	Multi Function Serial I/F 2 *1: Byte access is possible only for access to lower 8 bits. *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
00154CH	-/(RDR12/(TDR12))[R/W] B,H,W -------- -------- *3		RDR02/(TDR02)[R/W] B,H,W -------0 00000000 *1		
001550H	SACSR2[R/W] B,H,W 0----000 00000000		STMR2[R] B,H,W 00000000 00000000		
001554H	STMCR2[R/W] B,H,W 00000000 00000000		-/(SCSCR2/SFUR2) [R/W] B,H,W -------- -------- *3,*4		
001558H	-/(SCSTR32) [R/W] B,H,W -------- *3	-/(SCSTR22) [R/W] B,H,W -------- *3	-/(SCSTR12/SFLR 12) [R/W] B,H,W -------- *3,*4	-/(SCSTR02/SFLR 02) [R/W] B,H,W -------- *3,*4	
00155CH	-	-	-	-	
001560H	-	-	-	TBYTE02[R/W] B,H,W 00000000	
001564H	BGR2[R/W] H,W 00000000 00000000		-	-	
001568H	FCR12[R/W] B,H,W 00-00100	FCR02[R/W] B,H,W -0000000	FBYTE22[R/W] B,H,W 00000000	FBYTE12[R/W] B,H,W 00000000	
00156CH	SCR3/(IBCR3) [R/W] B,H,W 0--00000	SMR3 [R/W] B,H,W 000000-0	SSR3 [R/W] B,H,W 0--00011	ESCR3/(IBSR3) [R/W] B,H,W 00000000	Multi Function Serial I/F 3 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I^{2}C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001570H	-/(RDR13/(TDR13))[R/W] B,H,W -------- -------- *3		RDR03/(TDR03)[R/W] B,H,W -------0 00000000 *1		
001574H	SACSR3[R/W] B,H,W 0----000 00000000		STMR3[R] B,H,W 00000000 00000000		
001578H	STMCR3[R/W] B,H,W 00000000 00000000		-/(SCSCR3/SFUR3) [R/W] B,H,W -------- -------- *3,*4		
00157CH	-/(SCSTR33) [R/W] B,H,W -------- *3	-/(SCSTR23) [R/W] B,H,W -------- *3	-/(SCSTR13/SFLR 13) [R/W] B,H,W -------- *3,*4	-/(SCSTR03/SFLR 03) [R/W] B,H,W -------- *3,*4	
001580H	-	-	-	-	
001584H	-	-	-	TBYTE03[R/W] B,H,W 00000000	
001588H	BGR3[R/W] H,W 00000000 00000000		-/(ISMK3)[R/W] B,H,W -------- *2	-/(ISBA3)[R/W] B,H,W -------- *2	
00158CH	FCR13[R/W] B,H,W 00-00100	FCR03[R/W] B,H,W -0000000	FBYTE23[R/W] B,H,W 00000000	FBYTE13[R/W] B,H,W 00000000	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001590H	SCR4/(IBCR4) [R/W] B,H,W 0--00000	SMR4 [R/W] B,H,W 000000-0	SSR4 [R/W] B,H,W 0--00011	ESCR4/(IBSR4) [R/W] B,H,W 00000000	Multi Function Serial I/F 4 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I2C mode is not set immediately after reset *3: Reserved because CSIO mode is not set immediately after reset *4: Reserved because LIN2.1 mode is not set immediately after reset
001594H	-/(RDR14/(TDR14))[R/W] B,H,W -------- -------- *3		RDR04/(TDR04)[R/W] B,H,W -------0 00000000 *1		
001598H	SACSR4[R/W] B,H,W 0----000 00000000		STMR4[R] B,H,W 00000000 00000000		
00159CH	STMCR4[R/W] B,H,W 00000000 00000000		-/(SCSCR4/SFUR4) [R/W] B,H,W -------- -------- *3,*4		
0015A0H	-/(SCSTR34) [R/W] B,H,W -------- *3	-/(SCSTR24) [R/W] B,H,W -------- *3	-/(SCSTR14/SFLR 14) [R/W] B,H,W -------- *3,*4	-/(SCSTR04/SFLR 04) [R/W] B,H,W -------- *3,*4	
0015A4H	-	-/(SCSFR24)[R/W] B,H,W -------- *3	-/(SCSFR14)[R/W] B,H,W -------- *3	-/(SCSFR04)[R/W] B,H,W -------- *3	
0015A8H	-/(TBYTE34)[R/W] B,H,W -------- *3	-/(TBYTE24)[R/W] B,H,W -------- *3	-/(TBYTE14)[R/W] B,H,W -------- *3	TBYTE04[R/W] B,H,W 00000000	
0015ACH	BGR4[R/W] H,W 00000000 00000000		-/(ISMK4)[R/W] B,H,W -------- *2	-/(ISBA4)[R/W] B,H,W -------- *2	
0015B0H	FCR14[R/W] B,H,W 00-00100	FCR04[R/W] B,H,W -0000000	FBYTE24[R/W] B,H,W 00000000	FBYTE14[R/W] B,H,W 00000000	
0015B4H | 001FFCH	-	-	-	-	Reserved
002000H	CTRLR0[R/W] B,H,W -------- 000-0001		STATR0[R/W] B,H,W -------- 00000000		CAN 0 64msb
002004H	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,W -0100011 00000001		
002008H	INTR0[R] B,H,W 00000000 00000000		TESTR0[R/W] B,H,W -------- X00000--		
00200CH	BRPER0[R/W] B,H,W -------- ----0000		-		
002010H	IF1CREQ0[R/W] B,H,W 0------- 00000001		IF1CMSK0[R/W] B,H,W -------- 00000000		
002014H	IF1MSK20[R/W] B,H,W 11-11111 11111111		IF1MSK10[R/W] B,H,W 11111111 11111111		
002018H	IF1ARB20[R/W] B,H,W 00000000 00000000		IF1ARB10[R/W] B,H,W 00000000 00000000		
00201CH	IF1MCTR0[R/W] B,H,W 00000000 0---0000		-		
002020H	IF1DTA10[R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] B,H,W 00000000 00000000		
002024H	IF1DTB10[R/W] B,H,W 00000000 00000000		IF1DTB20[R/W] B,H,W 00000000 00000000		
002028H, 00202CH	-		-		
002030H, 002034H	Reserved (IF1 data mirror)				
002038H, 00203CH	-		-		
002040H	IF2CREQ0[R/W] B,H,W 0------- 00000001		IF2CMSK0[R/W] B,H,W -------- 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002044H	IF2MSK20[R/W] B,H,W 11-11111 11111111		IF2MSK10[R/W] B,H,W 11111111 11111111		CAN 0 64msb
002048H	IF2ARB20[R/W] B,H,W 00000000 00000000		IF2ARB10[R/W] B,H,W 00000000 00000000		
00204CH	IF2MCTR0[R/W] B,H,W 00000000 0---0000		-		
002050H	IF2DTA10[R/W] B,H,W 00000000 00000000		IF2DTA20[R/W] B,H,W 00000000 00000000		
002054H	IF2DTB10[R/W] B,H,W 00000000 00000000		IF2DTB20[R/W] B,H,W 00000000 00000000		
002058H, 00205CH	-		-		
002060H, 002064H	Reserved (IF2 data mirror)				
002068H | 00207CH	-		-		
002080H	TREQR20[R] B,H,W 00000000 00000000		TREQR10[R] B,H,W 00000000 00000000		
002084H	TREQR40[R] B,H,W 00000000 00000000		TREQR30[R] B,H,W 00000000 00000000		
002088H	-		-		
00208CH	-		-		
002090H	NEWDT20[R] B,H,W 00000000 00000000		NEWDT10[R] B,H,W 00000000 00000000		
002094H	NEWDT40[R] B,H,W 00000000 00000000		NEWDT30[R] B,H,W 00000000 00000000		
002098H	-		-		
00209CH	-		-		
0020A0H	INTPND20[R] B,H,W 00000000 00000000		INTPND10[R] B,H,W 00000000 00000000		
0020A4H	INTPND40[R] B,H,W 00000000 00000000		INTPND30[R] B,H,W 00000000 00000000		
0020A8H	-		-		
0020ACH	-		-		
0020B0H	MSGVAL20[R] B,H,W 00000000 00000000		MSGVAL10[R] B,H,W 00000000 00000000		
0020B4H	MSGVAL40[R] B,H,W 00000000 00000000		MSGVAL30[R] B,H,W 00000000 00000000		
0020B8H	-		-		
0020BCH	-		-		
0020C0H | 0020FCH	-		-		
002100H	CTRLR1[R/W] B,H,W -------- 000-0001		STATR1[R/W] B,H,W -------- 00000000		CAN 1 64msb
002104H	ERRCNT1 [R] B,H,W 00000000 00000000		BTR1[R/W] B,H,W -0100011 00000001		
002108H	INTR1[R] B,H,W 00000000 00000000		TESTR1[R/W] B,H,W -------- X00000--		
00210CH	BRPER1[R/W] B,H,W -------- ----0000		-		
002110H	IF1CREQ1[R/W] B,H,W 0------- 00000001		IF1CMSK1[R/W] B,H,W -------- 00000000		

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002114H	IF1MSK21[R/W] B,H,W 11-11111 11111111		IF1MSK11[R/W] B,H,W 11111111 11111111		
002118H	IF1ARB21[R/W] B,H,W 00000000 00000000		IF1ARB11[R/W] B,H,W 00000000 00000000		
00211CH	IF1MCTR1[R/W] B,H,W 00000000 0---0000		-		
002120H	IF1DTA11[R/W] B,H,W 00000000 00000000		IF1DTA21[R/W] B,H,W 00000000 00000000		
002124H	IF1DTB11[R/W] B,H,W 00000000 00000000		IF1DTB21[R/W] B,H,W 00000000 00000000		
002128H, 00212CH	-		-		
002130H, 002134H	Reserved (IF1 data mirror)				
002138H, 00213CH	-		-		
002140H	IF2CREQ1[R/W] B,H,W 0------- 00000001		IF2CMSK1[R/W] B,H,W -------- 00000000		
002144H	IF2MSK21[R/W] B,H,W 11-11111 11111111		IF2MSK11[R/W] B,H,W 11111111 11111111		
002148H	IF2ARB21[R/W] B,H,W 00000000 00000000		IF2ARB11[R/W] B,H,W 00000000 00000000		
00214CH	IF2MCTR1[R/W] B,H,W 00000000 0---0000		-		
002150H	IF2DTA11[R/W] B,H,W 00000000 00000000		IF2DTA21[R/W] B,H,W 00000000 00000000		CAN 1 64msb
002154H	IF2DTB11[R/W] B,H,W 00000000 00000000		IF2DTB21[R/W] B,H,W 00000000 00000000		
002158H, 00215CH	-		-		
002160H, 002164H	Reserved (IF2 data mirror)				
002168H | 00217CH	-		-		
002180H	TREQR21[R] B,H,W 00000000 00000000		TREQR11[R] B,H,W 00000000 00000000		
002184H	TREQR41[R] B,H,W 00000000 00000000		TREQR31[R] B,H,W 00000000 00000000		
002188H	-		-		
00218CH	-		-		
002190H	NEWDT21[R] B,H,W 00000000 00000000		NEWDT11[R] B,H,W 00000000 00000000		
002194H	NEWDT41[R] B,H,W 00000000 00000000		NEWDT31[R] B,H,W 00000000 00000000		
002198H	-		-		
00219CH	-		-		
0021A0H	INTPND21[R] B,H,W 00000000 00000000		INTPND11[R] B,H,W 00000000 00000000		
0021A4H	INTPND41[R] B,H,W 00000000 00000000		INTPND31[R] B,H,W 00000000 00000000		
0021A8H	-		-		
0021ACH	-		-		
0021B0H	MSGVAL21[R] B,H,W 00000000 00000000		MSGVAL11[R] B,H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0021B4$_H$	MSGVAL41[R] B,H,W 00000000 00000000		MSGVAL31[R] B,H,W 00000000 00000000		CAN 1 64msb
0021B8$_H$	-		-		
0021BC$_H$	-		-		
0021C0$_H$ | 0021FC$_H$	-		-		
002200$_H$	CTRLR2[R/W] B,H,W -------- 000-0001		STATR2[R/W] B,H,W -------- 00000000		CAN 2 64msb
002204$_H$	ERRCNT2 [R] B,H,W 00000000 00000000		BTR2[R/W] B,H,W -0100011 00000001		
002208$_H$	INTR2[R] B,H,W 00000000 00000000		TESTR2[R/W] B,H,W -------- X00000--		
00220C$_H$	BRPER2[R/W] B,H,W -------- ----0000		-		
002210$_H$	IF1CREQ2[R/W] B,H,W 0------- 00000001		IF1CMSK2[R/W] B,H,W -------- 00000000		
002214$_H$	IF1MSK22[R/W] B,H,W 11-11111 11111111		IF1MSK12[R/W] B,H,W 11111111 11111111		
002218$_H$	IF1ARB22[R/W] B,H,W 00000000 00000000		IF1ARB12[R/W] B,H,W 00000000 00000000		
00221C$_H$	IF1MCTR2[R/W] B,H,W 00000000 0---0000		-		
002220$_H$	IF1DTA12[R/W] B,H,W 00000000 00000000		IF1DTA22[R/W] B,H,W 00000000 00000000		
002224$_H$	IF1DTB12[R/W] B,H,W 00000000 00000000		IF1DTB22[R/W] B,H,W 00000000 00000000		
002228$_H$, 00222C$_H$	-		-		
002230$_H$, 002234$_H$	Reserved (IF1 data mirror)				
002238$_H$, 00223C$_H$	-		-		
002240$_H$	IF2CREQ2[R/W] B,H,W 0------- 00000001		IF2CMSK2[R/W] B,H,W -------- 00000000		
002244$_H$	IF2MSK22[R/W] B,H,W 11-11111 11111111		IF2MSK12[R/W] B,H,W 11111111 11111111		
002248$_H$	IF2ARB22[R/W] B,H,W 00000000 00000000		IF2ARB12[R/W] B,H,W 00000000 00000000		
00224C$_H$	IF2MCTR2[R/W] B,H,W 00000000 0---0000		-		
002250$_H$	IF2DTA12[R/W] B,H,W 00000000 00000000		IF2DTA22[R/W] B,H,W 00000000 00000000		
002254$_H$	IF2DTB12[R/W] B,H,W 00000000 00000000		IF2DTB22[R/W] B,H,W 00000000 00000000		
002258$_H$, 00225C$_H$	-		-		
002260$_H$, 002264$_H$	Reserved (IF2 data mirror)				
002268$_H$ | 00227C$_H$	-		-		
002280$_H$	TREQR22[R] B,H,W 00000000 00000000		TREQR12[R] B,H,W 00000000 00000000		

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002284H	TREQR42[R] B,H,W 00000000 00000000		TREQR32[R] B,H,W 00000000 00000000		CAN 2 64msb
002288H	-		-		
00228CH	-		-		
002290H	NEWDT22[R] B,H,W 00000000 00000000		NEWDT12[R] B,H,W 00000000 00000000		
002294H	NEWDT42[R] B,H,W 00000000 00000000		NEWDT32[R] B,H,W 00000000 00000000		
002298H	-		-		
00229CH	-		-		
0022A0H	INTPND22[R] B,H,W 00000000 00000000		INTPND12[R] B,H,W 00000000 00000000		
0022A4H	INTPND42[R] B,H,W 00000000 00000000		INTPND32[R] B,H,W 00000000 00000000		
0022A8H	-		-		
0022ACH	-		-		
0022B0H	MSGVAL22[R] B,H,W 00000000 00000000		MSGVAL12[R] B,H,W 00000000 00000000		
0022B4H	MSGVAL42[R] B,H,W 00000000 00000000		MSGVAL32[R] B,H,W 00000000 00000000		
0022B8H	-		-		
0022BCH	-		-		
0022C0H | 0022FCH	-	-	-	-	
002300H	DFCTLR[R/W] B,H,W -0------ --------		-	DFSTR[R/W] B,H,W -----001	WorkFlash
002304H	-	-	-	-	
002308H	FLIFCTLR[R/W] B,H,W ---0--00	-	FLIFFER1[R/W] B,H,W --------	FLIFFER2[R/W] B,H,W --------	
00230CH | 002FFCH	-	-	-	-	Reserved
003000H	SEEARX[R] B,H,W -0000000 00000000		DEEARX[R] B,H,W -0000000 00000000		XBS RAM ECC control register
003004H	EECSRX[R/W] B,H,W ----00-0	-	EFEARX[R/W] B,H,W -0000000 00000000		
003008H	-	EFECRX[R/W] B,H,W -------0 00000000 00000000			

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00300C$_H$	TEAR0X[R] B,H,W 000----- -------- -0000000 00000000				XBS RAM diagnosis register
003010$_H$	TEAR1X[R] B,H,W 000----- -------- -0000000 00000000				
003014$_H$	TEAR2X[R] B,H,W 000----- -------- -0000000 00000000				
003018$_H$	TAEARX[R/W] B,H,W -1011111 11111111		TASARX[R/W] B,H,W -0000000 00000000		
00301C$_H$	TFECRX[R/W] B,H,W ----0000	TICRX[R/W] B,H,W ----0000	TTCRX[R/W] B,H,W ------00 00001100		
003020$_H$	TSRCRX[R/W] B,H,W 0-------	-	-	TKCCRX[R/W] B,H,W 00----00	
003024$_H$	SEEARA[R] B,H,W --000000 00000000		DEEARA[R] B,H,W --000000 00000000		Backup RAM ECC control register
003028$_H$	EECSRA[R/W] B,H,W ----00-0	-	EFEARA[R/W] B,H,W --000000 00000000		
00302C$_H$	-		EFECRA[R/W] B,H,W -------0 00000000 00000000		
003030$_H$	TEAR0A[R] B,H,W 000----- -------- -----000 00000000				Backup RAM diagnosis register
003034$_H$	TEAR1A[R] B,H,W 000----- -------- -----000 00000000				
003038$_H$	TEAR2A[R] B,H,W 000----- -------- -----000 00000000				
00303C$_H$	TAEARA[R/W] B,H,W -----111 11111111		TASARA[R/W] B,H,W -----000 00000000		
003040$_H$	TFECRA[R/W] B,H,W ----0000	TICRA[R/W] B,H,W ----0000	TTCRA[R/W] B,H,W ------00 00001100		
003044$_H$	TSRCRA[R/W] B,H,W 0-------	-	-	TKCCRA[R/W] B,H,W 00----00	
003048$_H$ | 0030FC$_H$	-	-	-	-	Reserved
003100$_H$	BUSDIGSR0[R/W] H,W 00000000 0-----00		BUSDIGSR1[R/W] H,W 00000000 0-----00		Bus diagnosis
003104$_H$	BUSDIGSR2[R/W] H,W 00000000 0-----00		BUSTSTR0[R/W] H,W 00--0000 00000000		
003108$_H$	BUSADR0[R] W 00000000 00000000 00000000 00000000				
00310C$_H$	BUSADR1[R] W 00000000 00000000 00000000 00000000				
003110$_H$	BUSADR2[R] W 00000000 00000000 00000000 00000000				
003114$_H$	-		BUSDIGSR3[R/W] H,W 00000000 0-----00		
003118$_H$	BUSDIGSR4[R/W] H,W 00000000 0-----00		BUSTSTR1[R/W] H,W 00--0000 00000000		
00311C$_H$	-				
003120$_H$	BUSADR3[R] W 00000000 00000000 00000000 00000000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
003124_H	BUSADR4[R] W 00000000 00000000 00000000 00000000				Bus diagnosis
003128_H | 003FFC_H	-	-	-	-	Reserved
004000_H | 005FFC_H	Backup RAM				Backup RAM area
006000_H | 00CFFC_H	-	-	-	-	Reserved
00D000_H	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF
00D004_H	CIF1[R/W] W 00000000 -------0 -0000000 --------				
00D008_H | 00D00C_H	-	-	-	-	Reserved
00D010_H	-				FlexRay GIF
00D014_H	-				
00D018_H	-	-	-	-	
00D01C_H	LCK[R/W] W -------- -------- -------- 00000000				
00D020_H	EIR[R/W] W -----000 -----000 ----0000 00000000				FlexRay INT
00D024_H	SIR[R/W] W ------00 ------00 00000000 00000000				
00D028_H	EILS[R/W] W -----000 -----000 ----0000 00000000				
00D02C_H	SILS[R/W] W ------11 ------11 11111111 11111111				
00D030_H	EIES[R/W] W -----000 -----000 ----0000 00000000				
00D034_H	EIER[R/W] W -----000 -----000 ----0000 00000000				
00D038_H	SIES[R/W] W ------00 ------00 00000000 00000000				
00D03C_H	SIER[R/W] W ------00 ------00 00000000 00000000				
00D040_H	ILE[R/W] W -------- -------- -------- ------00				
00D044_H	T0C[R/W] W --000000 00000000 -0000000 ------00				
00D048_H	T1C[R/W] W --000000 00000010 -------- ------00				
00D04C_H	STPW1[R/W] W --000000 00000000 --000000 -0000000				
00D050_H	STPW2[R] W -----000 00000000 -----000 00000000				
00D054_H | 00D07C_H	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D080_H	SUCC1[R/W] W ----1100 01000000 00010-00 1---0000				FlexRay SUC
00D084_H	SUCC2[R/W] W ----0001 ---00000 00000101 00000100				
00D088_H	SUCC3[R/W] W -------- -------- -------- 00010001				
00D08C_H	NEMC[R/W] W -------- -------- -------- ----0000				FlexRay NEM
00D090_H	PRTC1[R/W] W 000010-0 01001100 0000-110 00110011				FlexRay PRT
00D094_H	PRTC2[R/W] W --001111 00101101 --001010 --001110				
00D098_H	MHDC[R/W] W ---00000 00000000 -------- -0000000				FlexRay MHD
00D09C_H	-				Reserved
00D0A0_H	GTUC1[R/W] W -------- ----0000 00000010 10000000				FlexRay GTU
00D0A4_H	GTUC2[R/W] W -------- ----0010 --000000 00001010				
00D0A8_H	GTUC3[R/W] W -0000010 -0000010 00000000 00000000				
00D0AC_H	GTUC4[R/W] W --000000 00001000 --000000 00000111				
00D0B0_H	GTUC5[R/W] W 00001110 ---00000 00000000 00000000				
00D0B4_H	GTUC6[R/W] W -----000 00000010 -----000 00000000				
00D0B8_H	GTUC7[R/W] W ------00 00000010 ------00 00000100				
00D0BC_H	GTUC8[R/W] W ---00000 00000000 -------- --000010				
00D0C0_H	GTUC9[R/W] W -------- ------00 ---00001 --000001				
00D0C4_H	GTUC10[R/W] W -----000 00000010 --000000 00000101				
00D0C8_H	GTUC11[R/W] W -----000 -----000 ------00 ------00				
00D0CC_H | 00D0FC_H	-				Reserved
00D100_H	CCSV[R] W --000000 00010000 -100--00 00000000				FlexRay SUC
00D104_H	CCEV[R] W -------- -------- ---00000 00--0000				
00D108_H 00D10C_H	-				Reserved
00D110_H	SCV[R] W -----000 00000000 -----000 00000000				FlexRay GTU
00D114_H	MTCCV[R] W -------- --000000 --000000 00000000				
00D118_H	RCV[R] W -------- -------- ----0000 00000000				
00D11C_H	OCV[R] W -------- -----000 00000000 00000000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D120_H	SFS[R] W -------- ----0000 00000000 00000000				FlexRay GTU
00D124_H	SWNIT[R] W -------- -------- ----0000 00000000				
00D128_H	ACS[R/W] W -------- -------- ---00000 ---00000				
00D12C_H	-				
00D130_H	ESID1[R] W -------- -------- 00----00 00000000				
00D134_H	ESID2[R] W -------- -------- 00----00 00000000				
00D138_H	ESID3[R] W -------- -------- 00----00 00000000				
00D13C_H	ESID4[R] W -------- -------- 00----00 00000000				
00D140_H	ESID5[R] W -------- -------- 00----00 00000000				
00D144_H	ESID6[R] W -------- -------- 00----00 00000000				
00D148_H	ESID7[R] W -------- -------- 00----00 00000000				
00D14C_H	ESID8[R] W -------- -------- 00----00 00000000				
00D150_H	ESID9[R] W -------- -------- 00----00 00000000				
00D154_H	ESID10[R] W -------- -------- 00----00 00000000				
00D158_H	ESID11[R] W -------- -------- 00----00 00000000				
00D15C_H	ESID12[R] W -------- -------- 00----00 00000000				
00D160_H	ESID13[R] W -------- -------- 00----00 00000000				
00D164_H	ESID14[R] W -------- -------- 00----00 00000000				
00D168_H	ESID15[R] W -------- -------- 00----00 00000000				
00D16C_H	-				
00D170_H	OSID1[R] W -------- -------- 00----00 00000000				
00D174_H	OSID2[R] W -------- -------- 00----00 00000000				
00D178_H	OSID3[R] W -------- -------- 00----00 00000000				
00D17C_H	OSID4[R] W -------- -------- 00----00 00000000				
00D180_H	OSID5[R] W -------- -------- 00----00 00000000				
00D184_H	OSID6[R] W -------- -------- 00----00 00000000				
00D188_H	OSID7[R] W -------- -------- 00----00 00000000				
00D18C_H	OSID8[R] W -------- -------- 00----00 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D190H	OSID9[R] W -------- -------- 00----00 00000000				FlexRay GTU
00D194H	OSID10[R] W -------- -------- 00----00 00000000				
00D198H	OSID11[R] W -------- -------- 00----00 00000000				
00D19CH	OSID12[R] W -------- -------- 00----00 00000000				
00D1A0H	OSID13[R] W -------- -------- 00----00 00000000				
00D1A4H	OSID14[R] W -------- -------- 00----00 00000000				
00D1A8H	OSID15[R] W -------- -------- 00----00 00000000				
00D1ACH	-				Reserved
00D1B0H	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM
00D1B4H	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8H	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BCH | 00D2FCH	-				Reserved
00D300H	MRC[R/W] W -----001 10000000 00000000 00000000				FlexRay MHD
00D304H	FRF[R/W] W -------1 10000000 ---00000 00000000				
00D308H	FRFM[R/W] W -------- -------- ---00000 000000--				
00D30CH	FCL[R/W] W -------- -------- -------- 10000000				
00D310H	MHDS[R/W] W -0000000 -0000000 -0000000 10000000				
00D314H	LDTS[R] W -----000 00000000 -----000 00000000				
00D318H	FSR[R] W -------- -------- 00000000 -----000				
00D31CH	MHDF[R/W] W -------- -------- -------0 00000000				
00D320H	TXRQ1[R] W 00000000 00000000 00000000 00000000				
00D324H	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328H	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32CH	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330H	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334H	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338H	NDAT3[R] W 00000000 00000000 00000000 00000000				

FUJITSU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D33C$_H$	NDAT4[R] W 00000000 00000000 00000000 00000000				FlexRay MHD
00D340$_H$	MBSC1[R] W 00000000 00000000 00000000 00000000				
00D344$_H$	MBSC2[R] W 00000000 00000000 00000000 00000000				
00D348$_H$	MBSC3[R] W 00000000 00000000 00000000 00000000				
00D34C$_H$	MBSC4[R] W 00000000 00000000 00000000 00000000				
00D350$_H$ | 00D3EC$_H$	-				Reserved
00D3F0$_H$	CREL[R] W 00010000 00111001 00000010 00000110				FlexRay GIF
00D3F4$_H$	ENDN[R] W 10000111 01100101 01000011 00100001				
00D3F8$_H$ | 00D3FC$_H$	-				Reserved
00D400$_H$ | 00D4FC$_H$	WRDSn[1-64][R/W] W 00000000 00000000 00000000 00000000				FlexRay IBF
00D500$_H$	WRHS1[R/W] W --000000 -0000000 -----000 00000000				
00D504$_H$	WRHS2[R/W] W -------- -0000000 -----000 00000000				
00D508$_H$	WRHS3[R/W] W -------- -------- -----000 00000000				
00D50C$_H$	-				
00D510$_H$	IBCM[R/W] W -------- ------00 -------- -----000				
00D514$_H$	IBCR[R/W] W 0------- -0000000 0------- -0000000				
00D518$_H$ | 00D5FC$_H$	-				Reserved
00D600$_H$ | 00D6FC$_H$	RDDSn[1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF
00D700$_H$	RDHS1[R] W --000000 -0000000 -----000 00000000				
00D704$_H$	RDHS2[R] W -0000000 -0000000 -----000 00000000				
00D708$_H$	RDHS3[R] W --000000 --000000 -----000 00000000				
00D70C$_H$	MBS[R] W --000000 --000000 00-00000 00000000				
00D710$_H$	OBCM[R/W] W -------- ------00 -------- ------00				
00D714$_H$	OBCR[R/W] W -------- -0000000 0-----00 -0000000				
00D718$_H$ | 00D7FC$_H$	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D800$_H$ | 00EFFC$_H$	-				Reserved
00F000$_H$ | 00FEFC$_H$	-				Reserved [S]
00FF00$_H$	DSUCR[R/W] B,H,W -------- -------0		-	-	OCDU [S]
00FF04$_H$ | 00FF0C$_H$	-	-	-	-	Reserved [S]
00FF10$_H$	PCSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FF14$_H$	PSSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00FF18$_H$ | 00FFF4$_H$	-	-	-	-	Reserved [S]
00FFF8$_H$	EDIR1[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FFFC$_H$	EDIR0[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated when reading and writing to these registers in the user mode.

■ INTERRUPT VECTOR TABLE

Interrupt factor	Interrupt number Decimal	Interrupt number Hexadecimal	Interrupt level	Offset	TBR default address	RN[*1]	Interrupt request batch read target
Reset	0	00	-	$3FC_H$	$000FFFFC_H$	-	-
System reserved	1	01	-	$3F8_H$	$000FFFF8_H$	-	-
System reserved	2	02	-	$3F4_H$	$000FFFF4_H$	-	-
System reserved	3	03	-	$3F0_H$	$000FFFF0_H$	-	-
System reserved	4	04	-	$3EC_H$	$000FFFEC_H$	-	-
FPU exception	5	05	-	$3E8_H$	$000FFFE8_H$	-	-
Instruction access protection violation exception	6	06	-	$3E4_H$	$000FFFE4_H$	-	-
Data access protection violation exception	7	07	-	$3E0_H$	$000FFFE0_H$	-	-
Data access error interrupts	8	08	-	$3DC_H$	$000FFFDC_H$	-	-
INTE instruction	9	09	-	$3D8_H$	$000FFFD8_H$	-	-
Instruction break	10	0A	-	$3D4_H$	$000FFFD4_H$	-	-
System reserved	11	0B	-	$3D0_H$	$000FFFD0_H$	-	-
System reserved	12	0C	-	$3CC_H$	$000FFFCC_H$	-	-
System reserved	13	0D	-	$3C8_H$	$000FFFC8_H$	-	-
Exception of invalid instruction	14	0E	-	$3C4_H$	$000FFFC4_H$	-	-
NMI request Error generation at internal bus diagnosis RAM double-bit error Backup RAM double-bit error RDC abnormality [*5]	15	0F	$15(F_H)$ Fixed	$3C0_H$	$000FFFC0_H$	-	○
External interrupt 0-7	16	10	ICR00	$3BC_H$	$000FFFBC_H$	0	-
Reload timer 0 / 1	17	11	ICR01	$3B8_H$	$000FFFB8_H$	1	○
Reload timer 2 / 3	18	12	ICR02	$3B4_H$	$000FFFB4_H$	2	○
Multifunction serial interface ch0 (reception completed) / Multifunction serial interface ch0 (status)	19	13	ICR03	$3B0_H$	$000FFFB0_H$	3^{*2}	○
Multifunction serial interface ch0 (transmission completed)	20	14	ICR04	$3AC_H$	$000FFFAC_H$	4	-
Multifunction serial interface ch1 (reception completed) / Multifunction serial interface ch1 (status)	21	15	ICR05	$3A8_H$	$000FFFA8_H$	5^{*2}	○
Multifunction serial interface ch1 (transmission completed)	22	16	ICR06	$3A4_H$	$000FFFA4_H$	6	-
Multifunction serial interface ch2 (reception completed) / Multifunction serial interface ch2 (status)	23	17	ICR07	$3A0_H$	$000FFFA0_H$	7^{*2}	○
Multifunction serial interface ch2 (transmission completed)	24	18	ICR08	$39C_H$	$000FFF9C_H$	8	-
Multifunction serial interface ch 3 (reception completed) / Multifunction serial interface ch3 (status)	25	19	ICR09	398_H	$000FFF98_H$	9^{*2}	○

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN[*1]	Interrupt request batch read target
	Decimal	Hexadecimal					
Multifunction serial interface ch3 (transmission completed)	26	1A	ICR10	394_H	$000FFF94_H$	10	-
Multifunction serial interface ch 4 (reception completed) / Multifunction serial interface ch4 (status)	27	1B	ICR11	390_H	$000FFF90_H$	11[*2]	○
Multifunction serial interface ch4 (transmission completed)	28	1C	ICR12	$38C_H$	$000FFF8C_H$	12	-
CAN 0	29	1D	ICR13	388_H	$000FFF88_H$	-	-
CAN 1	30	1E	ICR14	384_H	$000FFF84_H$	-	-
CAN 2 / FlexRay 0	31	1F	ICR15	380_H	$000FFF80_H$	-	○
FlexRay 1	32	20	ICR16	$37C_H$	$000FFF7C_H$	-	-
FlexRay timer 0	33	21	ICR17	378_H	$000FFF78_H$	-	-
FlexRay timer 1	34	22	ICR18	374_H	$000FFF74_H$	-	-
RAM diagnosis completed RAM initialization completed Error generation at RAM diagnosis Backup RAM diagnosis completed Backup RAM initialization completed Error generation at Backup RAM diagnosis	35	23	ICR19	370_H	$000FFF70_H$	-	○
Main timer/PLL timer/PLL gear for FlexRay/PLL alarm for FlexRay	36	24	ICR20	$36C_H$	$000FFF6C_H$	20[*3]	○
Clock calibration unit (CR oscillation)	37	25	ICR21	368_H	$000FFF68_H$	-	-
U/D counter 0 / 1	38	26	ICR22	364_H	$000FFF64_H$	22	○
Free-run timer 0 (0 detection)/ (compare clear)	39	27	ICR23	360_H	$000FFF60_H$	23	○
Free-run timer 1 (0 detection)/ (compare clear)	40	28	ICR24	$35C_H$	$000FFF5C_H$	24	○
Free-run timer 2 (0 detection)/ (compare clear) PPG 0 / 1 / 2 / 3	41	29	ICR25	358_H	$000FFF58_H$	25	○
Free-run timer 3 (0 detection)/ (compare clear)	42	2A	ICR26	354_H	$000FFF54_H$	26	○
Free-run timer 4 (0 detection)/ (compare clear)	43	2B	ICR27	350_H	$000FFF50_H$	27	○
Free-run timer 5 (0 detection)/ (compare clear) PPG 4 / 5 / 6 / 7	44	2C	ICR28	$34C_H$	$000FFF4C_H$	28	○
ICU 0 (fetching) / ICU 1 (fetching) PPG 8 / 9 / 10 / 11	45	2D	ICR29	348_H	$000FFF48_H$	29	○
ICU 2 (fetching) / ICU 3 (fetching) PPG 12 / 13 / 14 / 15	46	2E	ICR30	344_H	$000FFF44_H$	30	○
ICU 4 (fetching)) / ICU 5 (fetching) PPG 16 / 17 / 18 / 19	47	2F	ICR31	340_H	$000FFF40_H$	31	○
ICU 6 (fetching) / ICU 7 (fetching) PPG 20 / 21 / 22 / 23	48	30	ICR32	$33C_H$	$000FFF3C_H$	32	○
OCU 0 (match) / OCU 1 (match)	49	31	ICR33	338_H	$000FFF38_H$	33	○
OCU 2 (match) / OCU 3 (match)	50	32	ICR34	334_H	$000FFF34_H$	34	○
OCU 4 (match) / OCU 5 (match)	51	33	ICR35	330_H	$000FFF30_H$	35	○

FUJITSU

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN[1]	Interrupt request batch read target
	Decimal	Hexadecimal					
OCU 6 (match) / OCU 7 (match)	52	34	ICR36	$32C_H$	$000FFF2C_H$	36	○
OCU 8 (match) / OCU 9 (match)	53	35	ICR37	328_H	$000FFF28_H$	37	○
OCU 10 (match) / OCU 11 (match)	54	36	ICR38	324_H	$000FFF24_H$	38	○
WG dead timer underflow 0 / 1/ 2 WG dead timer reload 0 / 1/ 2 WG DTTI 0	55	37	ICR39	320_H	$000FFF20_H$	39	○
WG dead timer underflow 3 / 4 / 5 WG dead timer reload 3 / 4 / 5 WG DTTI 1	56	38	ICR40	$31C_H$	$000FFF1C_H$	40	○
AD converter 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	57	39	ICR41	318_H	$000FFF18_H$	41	○
AD converter 8 / 9 / 10 / 11 / 12 / 13 / 14 / 15	58	3A	ICR42	314_H	$000FFF14_H$	42	○
AD converter 16 / 17 / 18 / 19 / 20 / 21 / 22 / 23	59	3B	ICR43	310_H	$000FFF10_H$	43	○
Base timer 0 IRQ 0/ base timer 0 IRQ 1	60	3C	ICR44	$30C_H$	$000FFF0C_H$	44	○
Base timer 1 IRQ 0/ base timer 1 IRQ 1	61	3D	ICR45	308_H	$000FFF08_H$	45	○
DMAC 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	62	3E	ICR46	304_H	$000FFF04_H$	-	○
Delay interrupt	63	3F	ICR47	300_H	$000FFF00_H$	-	-
System reserved (Used for REALOS [4].)	64	40	-	$2FC_H$	$000FFEFC_H$	-	-
System reserved (Used for REALOS [4].)	65	41	-	$2F8_H$	$000FFEF8_H$	-	-
Used with the INT instruction.	66 | 255	42 | FF	-	$2F4_H$ | 000_H	$000FFEF4_H$ | $000FFC00_H$	-	-

*1 : Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (resource number) is assigned.

*2 : The multi-function serial interface status does not support DMA transfer caused by I^2C reception.

*3 : "PLL gear for FlexRay" and "PLL alarm for FlexRay" do not support DMA transfer.

*4 : REALOS is a trademark of Fujitsu Semiconductor Limited, Japan.

*5 : For RDC, the MB91F585LA/F586LA/F587LA/F585LC/F586LC/F587LC have corresponding functions.

■ ELECTRICAL CHARACTERISTICS

1.   Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage[*1],[*2]	V_{CC}	V_{SS}-0.3	V_{SS}+6.0	V	
Analog power supply voltage[*1],[*2]	AV_{CC}	V_{SS}-0.3	V_{SS}+6.0	V	Avcc ≤ Vcc
Analog reference voltage[*1]	AVRH	V_{SS}-0.3	V_{SS}+6.0	V	AVRH ≤ AV_{CC}
Input voltage[*1]	V_I	V_{SS}-0.3	V_{CC}+0.3	V	
Analog pin input voltage[*1]	V_{IA}	V_{SS}-0.3	V_{CC}+0.3	V	
Output voltage[*1]	V_O	V_{SS}-0.3	V_{CC}+0.3	V	
Maximum clamp current	I_{CLAMP}	-	4	mA	[*9]
Total maximum clamp current	$\Sigma|I_{CLAMP}|$	-	20	mA	[*9]
"L" level maximum output current[*3]	I_{OL1}	-	7	mA	When setting to 2mA[*6]
	I_{OL2}	-	14	mA	When setting to 4mA[*7]
	I_{OL3}	-	17.5	mA	When setting to 5mA[*8]
"L" level average output current[*4]	I_{OLAV1}	-	2	mA	When setting to 2mA[*6]
	I_{OLAV2}	-	4	mA	When setting to 4mA[*7]
	I_{OLAV3}	-	5	mA	When setting to 5mA[*8]
"L" level total output current[*5]	ΣI_{OL}	-	50	mA	[*6]
"H" level maximum output current[*3]	I_{OH1}	-	-7	mA	When setting to 2mA[*6]
	I_{OH2}	-	-14	mA	When setting to 4mA[*7]
	I_{OH3}	-	-17.5	mA	When setting to 5mA[*8]
"H" level average output current[*4]	I_{OHAV1}	-	-2	mA	When setting to 2mA[*6]
	I_{OHAV2}	-	-4	mA	When setting to 4mA[*7]
	I_{OHAV3}	-	-5	mA	When setting to 5mA[*8]
"H" level total output current[*5]	ΣI_{OH}	-	-50	mA	[*6]
Power consumption	P_D	-	690	mW	
Operating temperature	T_A	-40	+125	°C	[*10]
Storage temperature	Tstg	-55	+150	°C	

*1: These parameters are based on the condition that $V_{SS}=AV_{SS}=0.0V$.

*2: Caution must be taken that AV_{CC} does not exceed V_{CC}.

*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.

*6: Corresponding pins: General-purpose ports

*7: Corresponding pins: General-purpose ports of P003 to P007, P010

*8: Corresponding pins: General-purpose ports other than those of P003 to P007, P010

*9: • Corresponding pins: General-purpose ports
  • Use the devices within recommended operating conditions.
  • Use the devices with direct voltage (current).
  • The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
  • The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
  • Note that when the microcontroller drive current is low, such as in the low-power consumption modes, the + B input potential can increase the potential at the V_{CC} pin via a protective diode, possibly affecting other devices.
  • Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
  • Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
  • Do not leave + B input pins open.

Sample recommended circuit

*10: To use this product at T_A=125°C, equip this on a multilayer board with four or more layers.
    To equip this on a single-layer board, change the operating conditions (operating frequency, power supply voltage, etc) to use this at the power consumption P_D=500mW or lower, or use this at T_A=110°C or lower.

    WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended operating conditions

$(V_{SS}= AV_{SS}=0.0V)$

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	4.5	5.5	V	Recommended operation guarantee range
	AV_{CC}	4.5	5.5	V	
	V_{CC}	3.7	5.5	V	Operation guarantee range
	AV_{CC}	3.7	5.5	V	
Smoothing capacitor*	C_S	4.7 (tolerance within ±50%)		µF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C_S as the smoothing capacitor on the VCC pin.
Operating temperature	T_A	-40	+125	°C	

*: For connection of smoothing capacitor C_S, see the figure below.

- C Pin Connection Diagram

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges.
Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC characteristics

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V_{IH1}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	When CMOS schmitt input level is selected	$0.7 \times V_{CC}$	-	V_{CC}+0.3	V	
	V_{IH2}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	When Automotive input level is selected	$0.8 \times V_{CC}$	-	V_{CC}+0.3	V	
	V_{IH3}	P003 to P007, P010	When FlexRay input level is selected	$0.65 \times V_{CC}$	-	V_{CC}+0.3	V	
	V_{IH4}	RSTX, NMIX	-	$0.7 \times V_{CC}$	-	V_{CC}+0.3	V	
	V_{IH5}	MD0, MD1	-	$0.7 \times V_{CC}$	-	V_{CC}+0.3	V	
	V_{IH6}	DEBUGIF	-	2.0	-	V_{CC}+0.3	V	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level input voltage	V_{IL1}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	When CMOS schmitt input level is selected	Vss-0.3	-	$0.3 \times V_{CC}$	V	
	V_{IL2}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	When Automotive input level is selected	Vss-0.3	-	$0.5 \times V_{CC}$	V	
	V_{IL3}	P003 to P007, P010	When FlexRay input level is selected	Vss-0.3	-	$0.35 \times V_{CC}$	V	
	V_{IL4}	RSTX, NMIX	-	Vss-0.3	-	$0.3 \times V_{CC}$	V	
	V_{IL5}	MD0, MD1	-	Vss-0.3	-	$0.3 \times V_{CC}$	V	
	V_{IL6}	DEBUGIF	-	Vss-0.3	-	0.8	V	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

FUJITSU

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	V_{OH1}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	Vcc=4.5V I_{OH}=-2.0mA	Vcc-0.5	-	Vcc	V	
	V_{OH2}	P003 to P007, P010	Vcc=4.5V I_{OH}=-4.0mA	Vcc-0.5	-	Vcc	V	When FlexRay is selected
	V_{OH3}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	Vcc=4.5V I_{OH}=-5.0mA	Vcc-0.5	-	Vcc	V	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

$(T_A$: Recommended operating conditions, Vcc=5.0V±10%, $V_{SS}= AV_{SS}=0.0V)$

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	V_{OL1}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	Vcc=4.5V I_{OL}=2.0mA	0	-	0.4	V	
	V_{OL2}	P003 to P007, P010	Vcc=4.5V I_{OL}=4.0mA	0	-	0.4	V	When FlexRay is selected
	V_{OL3}	P000 to P002, P011 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047[*], P050 to P057[*], P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	Vcc=4.5V I_{OL}=5.0mA	0	-	0.4	V	
	V_{OL4}	P001,P002, P021,P022, P025,P026, P073,P074, P076,P077, P127,P130	Vcc=4.5V I_{OL}=3.0mA	0	-	0.4	V	I^2C shared pin (when I^2C is selected)
	V_{OL5}	DEBUGIF	Vcc=2.7V I_{OL}=25.0mA	0	-	0.25	V	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

FUJITSU

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input Leak Current	I_{IL}	All input pins	Vcc= AV_{CC}=5.5V $V_{SS} < V_I < V_{CC}$	-5	-	+5	µA	
Pull-up resistance	R_{UP1}	RSTX, NMIX	-	25	-	100	kΩ	
	R_{UP2}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P042, P043 to P047*, P050 to P057*, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P134, P136 to P137	When pull-up resistance is selected	25	-	100	kΩ	
Input Capacitor	C_{IN}	Other than VCC, VSS, AVCC, AVSS, C	-	-	5	15	pF	

*: Only available with MB91F585LB/F586LB/F587LB, MB91F585LD/F586LD/F587LD

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CC}	VCC5	Normal operations F_{CP}=128MHz, F_{CPP}=32MHz	-	85	110	mA	*1, *3 RDC=OFF, FlexRay =ON
				-	82	105	mA	*1, *3 RDC=ON, FlexRay =OFF
				-	85	110	mA	*2, *4 FlexRay =ON
				-	79	104	mA	*2, *4 FlexRay =OFF
			Normal operations F_{CP}=80MHz, F_{CPP}=40MHz	-	69	91	mA	*1, *3 RDC=OFF, FlexRay =ON
				-	67	89	mA	*1, *3 RDC=ON, FlexRay =OFF
				-	69	91	mA	*2, *4 FlexRay =ON
				-	64	87	mA	*2, *4 FlexRay =OFF
			Flash write F_{CP}=128MHz, F_{CPP}=32MHz	-	100	125	mA	*1, *3, *5
				-	100	125	mA	*2, *4, *5
			Flash erase F_{CP}=128MHz, F_{CPP}=32MHz	-	100	125	mA	*1, *3, *5
				-	100	125	mA	*2, *4, *5

*1: MB91F585LA/F586LA/F587LA
*2: MB91F585LB/F586LB/F587LB
*3: MB91F585LC/F586LC/F587LC
*4: MB91F585LD/F586LD/F587LD
*5: This series has 2 types of flash; main flash and WorkFlash; however, this is the specification when only one of those is written/erased.

FUJITSU

(T_A: Recommended operating conditions, Vcc=5.0V±10%, V_{SS}= AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCS}	VCC5	CPU sleep F_{CP}=128MHz, F_{CPP}=32MHz	-	46	68	mA	*1, *2, *3, *4
	I_{CCBS}		Bus sleep F_{CP}=128MHz, F_{CPP}=32MHz	-	31	54	mA	*1, *2, *3, *4
	I_{CCT}		Clock mode 4MHz source oscillation	-	1.2	1.8	mA	When using external clock*6 T_A=25°C, *1, *2, *3, *4
				-	2.7	3.3	mA	When using crystal T_A=25°C, *1, *2, *3, *4
	I_{CCTS}		Clock mode shutdown 4MHz source oscillation	-	0.7	0.8	mA	When using external clock*6 T_A=25°C, *3, *4
				-	2.2	2.3	mA	When using crystal T_A=25°C, *3, *4
				-	0.3	0.4	mA	When using external clock*6 T_A=25°C, *1, *2
				-	1.8	1.9	mA	When using crystal T_A=25°C, *1, *2
	I_{CCH}		STOP mode	-	1.0	1.6	mA	T_A=25°C, *3, *4
				-	0.6	1.1	mA	T_A=25°C, *1, *2
	I_{CCHS}		STOP mode shutdown	-	0.5	0.6	mA	T_A=25°C, *3, *4
				-	0.1	0.2	mA	T_A=25°C, *1, *2

*1: MB91F585LA/F586LA/F587LA
*2: MB91F585LB/F586LB/F587LB
*3: MB91F585LC/F586LC/F587LC
*4: MB91F585LD/F586LD/F587LD
*6: The power supply current is the current value when the external clock is supplied from the X1 pin. Note that the power supply current value when using the external clock is different from that using the oscillator.

4. AC characteristics

(1) Main Clock Timing

$(T_A$: Recommended operating conditions, $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V)$

Parameter	Symbol	Pin name	Conditions	Value Min	Value Typ	Value Max	Unit	Remarks
Source oscillation clock frequency	F_C	X0, X1	-	4	-	20	MHz	
Source oscillation clock cycle time	t_{CYL}	X0, X1	-	50	-	250	ns	
Internal operating clock frequency*	F_{CP}	-	-	-	-	128	MHz	CPU clock
	F_{CPP}	-	-	-	-	40	MHz	Peripheral bus clock
	F_{CPT}	-	-	-	-	40	MHz	External bus clocks
Internal operating clock cycle time*	t_{CP}	-	-	7.82	-	-	ns	CPU clock
	t_{CPP}	-	-	25	-	-	ns	Peripheral bus clock
	t_{CPT}	-	-	25	-	-	ns	External bus clocks
CAN PLL jitter (during lock)	t_{PJ}	-	-	-10	-	+10	ns	F_{CP}=80MHz (4MHz multiplied by 20)
Built-in CR oscillation frequency	F_{CCR}	-	-	90	100	110	kHz	

*: The maximum/minimum value is defined when using the main clock and PLL clock.

- X0,X1 clock timing

- CAN PLL jitter

Deviation time from the ideal clock is assured per cycle out of 20, 000 cycles.

• Guaranteed operation range

Internal operation clock frequency vs. Power supply voltage

Note: The CPU will be reset at the power supply voltage of the low-voltage detection setting voltage or less.

Oscillation clock frequency vs. Internal operation clock frequency

		Internal operation clock frequency							
	Main clock	PLL clock							
		Multiplied by 1	Multiplied by 2	Multiplied by 3	Multiplied by 4	...	Multiplied by 20	...	Multiplied by 32
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz	...	80MHz	...	128MHz

• Example of oscillation circuit

Note: If it is impossible to start the oscillation within or equal to 20ms when starting from the oscillation stop state, the clock supervisor performs a detection of oscillation stop and moves to the fail safe operation.
Design your print circuit board so that the oscillator can start oscillation within 20ms.
In addition, when configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.

AC characteristics are specified by the following measurement reference voltage values.

• Input Signal Waveform   • Output Signal Waveform

Hysteresis Input Pin (Automotive)   Output Pin

0.8Vcc   2.4V

0.5Vcc   0.8V

Hysteresis Input Pin (CMOS schmitt)

0.7Vcc

0.3Vcc

Hysteresis Input Pin (FlexRay)

0.65Vcc

0.35Vcc

(2) Reset input

(T_A: Recommended operating conditions, Vcc =5.0V±10%, Vss=AVss=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	RSTX	-	10	-	µs	During normal operation
				Oscillation time of oscillator [*] +0.1	-	ms	At Stop mode
				100	-	µs	At Clock mode
Width for reset input removal				1	-	µs	

*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms.

(3) Power-on Conditions

(T$_A$: Recommended operating conditions, V$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	VCC5	-	2.1	2.3	2.5	V	When turning on power
Level detection hysteresis width	-	VCC5	-	-	-	125	mV	During voltage drop
Level detection time	-	-	-	-	-	30	μs	*1
Slope detection undetected standard	-	VCC5	V$_{CC}$= at level detection release level	-	-	4	mV/μs	*2
Power off time	t$_{OFF}$	VCC5	-	50	-	-	ms	*3

*1: If the fluctuation of the power supply is faster than the low-voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope detection. This is the standard when the power supply fluctuation is stable.

*3: This time is to start the slope detection at next power on after power down and internal charge loss.

(4) Multi-function Serial

(4-1) CSIO timing (SMR:MD2-0="010"b)

(4-1-1) Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level "H" (SMR:SCINV=0)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C_L=50pF	$4t_{CPP}$	-	ns	
SCK ↓ ⇒ SOT delay time	t_{SLOVI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN ⇒ SCK ↑ setup time	t_{IVSHI}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		30	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t_{SHIXI}			0	-	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK4, SCK3_1, SCK4_1	Slave mode C_L=50pF	t_{CPP}+10	-	ns	
Serial clock "L" pulse width	t_{SLSH}			$2t_{CPP}$-10	-	ns	
SCK ↓ ⇒ SOT delay time	t_{SLOVE}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN ⇒ SCK ↑ setup time	t_{IVSHE}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		10	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t_{SHIXE}			20	-	ns	
SCK fall time	t_F	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t_R	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	

Notes: • This is the AC characteristic in CLK synchronized mode.
• C_L is the load capacitance applied to pins during testing.
• The maximum baud rate is limited by the internal operation clock used and other parameters.
See Hardware Manual for details.

Master Mode

Slave Mode

(4-1-2) Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level
"L"(SMR:SCINV=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C_L=50pF	$4t_{CPP}$	-	ns	
SCK ↑ ⇒ SOT delay time	t_{SHOVI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t_{IVSLI}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		30	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t_{SLIXI}			0	-	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK4, SCK3_1, SCK4_1	Slave mode C_L=50pF	$t_{CPP}+10$	-	ns	
Serial clock "L" pulse width	t_{SLSH}			$2t_{CPP}-10$	-	ns	
SCK ↑ ⇒ SOT delay time	t_{SHOVE}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t_{IVSLE}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		10	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t_{SLIXE}			20	-	ns	
SCK fall time	t_F	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t_R	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	

Notes: • This is the AC characteristic in CLK synchronized mode.
• C_L is the load capacitance applied to pins during testing.
• The maximum baud rate is limited by the internal operation clock used and other parameters.
See Hardware Manual for details.

Master Mode

Slave Mode

(4-1-3) SPI compatible (SCR:SPI=1) and serial clock output signal detect level "H"(SMR:SCINV=0)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10% , V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C_L=50pF	$4t_{CPP}$	-	ns	
SCK ↑ ⇒ SOT delay time	t_{SHOVI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t_{IVSLI}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		30	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t_{SLIXI}			0	-	ns	
SOT ⇒ SCK ↓ delay time	t_{SOVLI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		$2t_{CPP}$-30	-	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK4, SCK3_1,SCK4_1	Slave mode C_L=50pF	t_{CPP}+10	-	ns	
Serial clock "L" pulse width	t_{SLSH}			$2t_{CPP}$-10	-	ns	
SCK ↑ ⇒ SOT delay time	t_{SHOVE}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t_{IVSLE}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		10	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t_{SLIXE}			20	-	ns	
SCK fall time	t_F	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t_R	SCK0 to SCK4, SCK3_1,SCK4_1		-	5	ns	

Notes: • This is the AC characteristic in CLK synchronized mode.
• C_L is the load capacitance applied to pins during testing.
• The maximum baud rate is limited by the internal operation clock used and other parameters.
  See Hardware Manual for details.

Master Mode

*: Changes when writing to TDR register

Slave Mode

(4-1-4) SPI compatible (SCR:SPI=1) and serial clock output signal detect level "L"(SMR:SCINV=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value Min	Value Max	Unit	Remarks
Serial clock cycle time	t_{SCYC}	SCK0 to SCK4, SCK3_1,SCK4_1	Master mode C_L=50pF	$4t_{CPP}$	-	ns	
SCK $\downarrow$ $\Rightarrow$ SOT delay time	t_{SLOVI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-30	+30	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$ setup time	t_{IVSHI}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		30	-	ns	
SCK $\uparrow$ $\Rightarrow$ Valid SIN hold time	t_{SHIXI}			0	-	ns	
SOT $\Rightarrow$ SCK $\uparrow$ delay time	t_{SOVHI}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		$2t_{CPP}$-30	-	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1	Slave mode C_L=50pF	t_{CPP}+10	-	ns	
Serial clock "L" pulse width	t_{SLSH}			$2t_{CPP}$-10	-	ns	
SCK $\downarrow$ $\Rightarrow$ SOT delay time	t_{SLOVE}	SCK0 to SCK4, SCK3_1,SCK4_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	30	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$ setup time	t_{IVSHE}	SCK0 to SCK4, SCK3_1, SCK4_1, SIN0 to SIN4, SIN3_1, SIN4_1		10	-	ns	
SCK $\uparrow$ $\Rightarrow$ Valid SIN hold time	t_{SHIXE}			20	-	ns	
SCK fall time	t_F	SCK0 to SCK4, SCK3_1, SCK4_1		-	5	ns	
SCK rise time	t_R	SCK0 to SCK4, SCK3_1,SCK4_1		-	5	ns	

Notes: • This is the AC characteristic in CLK synchronized mode.
       • C_L is the load capacitance applied to pins during testing.
       • The maximum baud rate is limited by the internal operation clock used and other parameters.
         See Hardware Manual for details.

MB91580L Series

Master Mode

*: Changes when writing to TDR register

Slave Mode

DS705-00012-1v0-E

(4-1-5) When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "H"(SMR,SCSFR:SCINV=0)
- Serial chip select inactive level "H"(SCSCR,SCSFR:CSLVL=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ ⇒ SCK ↓ setup time	t_{CSSI}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C_L=50pF	-50-t_{CSSU}[*1]	+0-t_{CSSU}[*1]	ns	
SCK ↑ ⇒ SCS ↑ hold time	t_{CSHI}			+0+t_{CSHD}[*2]	+50+t_{CSHD}[*2]	ns	
SCS deselect time	t_{CSDI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-50+t_{CSDS}[*3]	+50+t_{CSDS}[*3]	ns	
SCS ↓ ⇒ SCK ↓ setup time	t_{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C_L=50pF	3t_{CPP}+30	-	ns	
SCK ↑ ⇒ SCS ↑ hold time	t_{CSHE}			0	-	ns	
SCS deselect time	t_{CSDE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		3t_{CPP}+30	-	ns	
SCS ↓ ⇒ SOT delay time	t_{DSE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	40	ns	
SCS ↑ ⇒ SOT delay time	t_{DEE}			0	-	ns	
SCK ↓ ⇒ SCS ↓ clock switch time	t_{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C_L=50pF	3t_{CPP}+0	3t_{CPP}+50	ns	

*1: t_{CSSU} =SCSTR:CSSU7-0 × Serial chip select timing operation clock
*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock
*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock
    For details of *1, *2 and *3 above, see Hardware Manual.

Notes:
- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters.
  See Hardware Manual for details.

Master Mode

Slave Mode

Clock switching example by master mode round operation (x,y=0,1,2,3)

(4-1-6) When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "L"(SMR,SCSFR:SCINV=1)
- Serial chip select inactive level "H"(SCSCR,SCSFR:CSLVL=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ ⇒ SCK ↑ setup time	t_{CSSI}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C_L=50pF	-50-t_{CSSU}[*1]	+0-t_{CSSU}[*1]	ns	
SCK ↓ ⇒ SCS ↑ hold time	t_{CSHI}			+0+t_{CSHD}[*2]	+50+t_{CSHD}[*2]	ns	
SCS deselect time	t_{CSDI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-50+t_{CSDS}[*3]	+50+t_{CSDS}[*3]	ns	
SCS ↓ ⇒ SCK ↑ setup time	t_{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C_L=50pF	3t_{CPP}+30	-	ns	
SCK ↓ ⇒ SCS ↑ hold time	t_{CSHE}			0	-	ns	
SCS deselect time	t_{CSDE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		3t_{CPP}+30	-	ns	
SCS ↓ ⇒ SOT delay time	t_{DSE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		-	40	ns	
SCS ↑ ⇒ SOT delay time	t_{DEE}			0	-	ns	
SCK ↑ ⇒ SCS ↓ clock switch time	t_{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C_L=50pF	3t_{CPP}+0	3t_{CPP}+50	ns	

*1: t_{CSSU} =SCSTR:CSSU7-0 × Serial chip select timing operation clock
*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock
*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock
For details of *1, *2 and *3 above, see Hardware Manual.

Notes:
- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.

Master Mode

Slave Mode

Clock switching example by master mode round operation (x,y=0,1,2,3)

(4-1-7) When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "H"(SMR,SCSFR:SCINV=0)
- Serial chip select inactive level "L"(SCSCR,SCSFR:CSLVL=0)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ ⇒ SCK ↓ setup time	t_{CSSI}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS0 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C_L=50pF	-50-t_{CSSU}[*1]	+0-t_{CSSU}[*1]	ns	
SCK ↑ ⇒ SCS ↓ hold time	t_{CSHI}			+0+t_{CSHD}[*2]	+50+t_{CSHD}[*2]	ns	
SCS deselect time	t_{CSDI}	SCS0 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		-50+t_{CSDS}[*3]	+50+t_{CSDS}[*3]	ns	
SCS ↑ ⇒ SCK ↓ setup time	t_{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS0 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C_L=50pF	3t_{CPP}+30	-	ns	
SCK ↑ ⇒ SCS ↓ hold time	t_{CSHE}			0	-	ns	
SCS deselect time	t_{CSDE}	SCS0 to SCS3, SCS3_1, SCS40 to SCS43, SCS40_1 to SCS43_1		3t_{CPP}+30	-	ns	
SCS ↑ ⇒ SOT delay time	t_{DSE}	SCS0 to SCS3, SCS3_1,		-	40	ns	
SCS ↓ ⇒ SOT delay time	t_{DEE}	SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		0	-	ns	
SCK ↓ ⇒ SCS ↑ clock switch time	t_{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS0 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C_L=50pF	3t_{CPP}+0	3t_{CPP}+50	ns	

*1: t_{CSSU} =SCSTR:CSSU7-0 × Serial chip select timing operation clock
*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock
*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock
   For details of *1, *2 and *3 above, see Hardware Manual.

Notes:
- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.

Master Mode

Slave Mode

Clock switching example by master mode round operation (x,y=0,1,2,3)

(4-1-8) When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "L"(SMR,SCSFR:SCINV=1)
- Serial chip select inactive level "L"(SCSCR,SCSFR:CSLVL=0)

$(T_A$: Recommended operating conditions, $V_{CC} =5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS $\uparrow \Rightarrow$ SCK $\uparrow$ setup time	t_{CSSI}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode C_L=50pF	$-50-t_{CSSU}$[*1]	$+0-t_{CSSU}$[*1]	ns	
SCK $\downarrow \Rightarrow$ SCS $\downarrow$ hold time	t_{CSHI}			$+0+t_{CSHD}$[*2]	$+50+t_{CSHD}$[*2]	ns	
SCS deselect time	t_{CSDI}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		$-50+t_{CSDS}$[*3]	$+50+t_{CSDS}$[*3]	ns	
SCS $\uparrow \Rightarrow$ SCK $\uparrow$ setup time	t_{CSSE}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Slave mode C_L=50pF	$3t_{CPP}+30$	-	ns	
SCK $\downarrow \Rightarrow$ SCS $\downarrow$ hold time	t_{CSHE}			0	-	ns	
SCS deselect time	t_{CSDE}	SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1		$3t_{CPP}+30$	-	ns	
SCS $\uparrow \Rightarrow$ SOT delay time	t_{DSE}	SCS1 to SCS3, SCS3_1,		-	40	ns	
SCS $\downarrow \Rightarrow$ SOT delay time	t_{DEE}	SCS40 to SCS43 SCS40_1 to SCS43_1, SOT0 to SOT4, SOT3_1,SOT4_1		0	-	ns	
SCK $\uparrow \Rightarrow$ SCS $\uparrow$ clock switch time	t_{SCC}	SCK1 to SCK4, SCK3_1,SCK4_1, SCS1 to SCS3, SCS3_1, SCS40 to SCS43 SCS40_1 to SCS43_1	Master mode round operation C_L=50pF	$3t_{CPP}+0$	$3t_{CPP}+50$	ns	

*1: t_{CSSU} =SCSTR:CSSU7-0 × Serial chip select timing operation clock
*2: t_{CSHD}=SCSTR:CSHD7-0 × Serial chip select timing operation clock
*3: t_{CSDS}=SCSTR:CSDS15-0 × Serial chip select timing operation clock
　For details of *1, *2 and *3 above, see Hardware Manual.

Notes:
- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.

SCS output

t_{CSSI}

t_{CSDI}

SCK output

t_{CSHI}

SOT
(Normal Sync transfer)

SOT
(SPI compatible)

Master Mode

SCS input

t_{CSSE}

t_{CSDE}

SCK input

t_{CSHE}

t_{DEE}

SOT
(Normal Sync
 transfer)

t_{DSE}

SOT
(SPI compatible)

Slave Mode

SCSx output

t_{SCC}

SCSy output

SCK output

Clock switching example by master mode round operation (x,y=0,1,2,3)

(4-2) UART (Async Serial Interface) timing (SMR:MD2-0="000"b, "001"b)
(4-2-1) When the external clock is selected (BGR:EXT=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK4, SCK3_1,SCK4_1	C_L=50pF	t_{CPP}+10	-	ns	
Serial clock "H" pulse width	t_{SHSL}			t_{CPP}+10	-	ns	
SCK fall time	t_F			-	5	ns	
SCK rise time	t_R			-	5	ns	

When the external clock is selected

(4-3) LIN interface (v2.1) (LIN Communication Control Interface (v2.1)) timing (SMR:MD2-0="011"b)
(4-3-1) When the external clock is selected (BGR:EXT=1)

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK4, SCK3_1,SCK4_1	C_L=50pF	t_{CPP}+10	-	ns	
Serial clock "H" pulse width	t_{SHSL}			t_{CPP}+10	-	ns	
SCK fall time	t_F			-	5	ns	
SCK rise time	t_R			-	5	ns	

When the external clock is selected

(4-4) I^{2}C timing (SMR:MD2-0="100"b)

(T_A: Recommended operating conditions, V_{CC}=5.0V±10%, V_{SS}=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		High-speed mode [*3]		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f_{SCL}	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL)		0	100	0	400	kHz	
"Repeat START condition" hold time SDA↓→SCL↓	t_{HDSTA}	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		4.0	-	0.6	-	μs	
"L" width for SCL clock	t_{LOW}	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL)		4.7	-	1.3	-	μs	
"H" width for SCL clock	t_{HIGH}		C_L=50pF R=(V_P/I_{OL}) [*1]	4.0	-	0.6	-	μs	
"Repeat START condition" setup time SCL↑→SDA↓	t_{SUSTA}	SCK0,SCK1, SCK3,SCK4, SCK3_1,SCK4_1 (SCL) SOT0,SOT1, SOT3,SOT4, SOT3_1,SOT4_1 (SDA)		4.7	-	0.6	-	μs	
Data hold time SCL↓→SDA↓↑	t_{HDDAT}			0	3.45 [*2]	0	0.90 [*3]	μs	
Data setup time SDA↓↑→SCL↑	t_{SUDAT}			250	-	100	-	ns	
"STOP condition" setup time SCL↑→SDA↑	t_{SUSTO}			4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t_{BUF}	-		4.7	-	1.3	-	μs	
Noise filter	t_{SP}	-		2t_{CPP} [*4]	-	2t_{CPP} [*4]	-	ns	

*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively. V_P shows that the power supply voltage of the pull-up resistor and I_{OL} shows the V_{OL} guarantee current.

*2: The maximum t$_{HDDAT}$ only has to be met if the device does not extend the "L" width (t$_{LOW}$) of the SCL signal.

*3: A high-speed mode I^{2}C bus device can be used on a standard mode I^{2}C bus system as long as the device satisfies the requirement of "t$_{SUDAT}$ ≥ 250 ns".

*4: t$_{CPP}$ is the peripheral clock cycle time. Adjust the clock of the peripheral bus to 8MHz or more when use I^{2}C.

(5) Timer input timing

(T$_A$: Recommended operating conditions, V$_{CC}$ =5.0V±10%, V$_{SS}$=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t$_{TIWH}$, t$_{TIWL}$	TIN0 to TIN3, IN0 to IN7, FRCK0 to FRCK5, TIOA0, TIOA1, TIOB0, TIOB1	-	4t$_{CPP}$	-	ns	
		AIN0,AIN1, BIN0,BIN1, ZIN0,ZIN1	-	2t$_{CPP}$	-	ns	

• Timer input timing

TINx
INx
FRCKx
TIOAx,TIOBx
AINx,BINx,ZINx

(6) Trigger input timing

(T$_A$: Recommended operating conditions, V$_{CC}$ =5.0V±10% V$_{SS}$=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t$_{TRGH}$, t$_{TRGL}$	INT0 to INT7, ADTG0 to ADTG2, RX0 to RX2, TRG0 to TRG5, DTTI0,DTTI1	-	5t$_{CPP}$	-	ns	
				1	-	μs	At Stop mode

• Trigger input timing

INTx
ADTGx
RXx
TRGx
DTTIx

FUJITSU

ффф

(7) NMI input timing

(T$_A$: Recommended operating conditions, V$_{CC}$ =5.0V±10%, V$_{SS}$=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value Min	Max	Unit	Remarks
Input pulse width	t$_{NMIL}$	NMIX	-	4t$_{CPP}$	-	ns	

• NMIX input timing

NMIX, t$_{NMIL}$, V$_{IH}$, V$_{IL}$

(8) Low-voltage detection (External low-voltage detection)

(T$_A$: Recommended operating conditions, V$_{SS}$=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V$_{DP5}$	VCC5	-	-	-	5.5	V	
Detection voltage	V$_{DL}$	VCC5	*1	3.7	3.9	4.1	V	When power supply voltage falls and detection level is set initially
Hysteresis width	V$_{HYS}$	VCC5	-	-	-	125	mV	When power supply voltage rises
Low-voltage detection time	Td	-	-	-	-	30	μs	
Power supply voltage fluctuation rate	-	VCC5	-	-2	-	2	V/ms	*2

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (Td), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: In order to perform the low-voltage detection at the detection voltage (V$_{DL}$), be sure to suppress fluctuation of the power supply within the limits of the power supply voltage fluctuation rate.

(9) Low-voltage detection (Internal low-voltage detection)

(T$_A$: Recommended operating conditions, V$_{SS}$=AV$_{SS}$=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V$_{RDP5}$	-	-	-	-	1.3	V	
Detection voltage	V$_{RDL}$	-	*	0.8	0.9	1.0	V	When power supply voltage falls
Hysteresis width	V$_{RHYS}$	-	-	-	-	50	mV	When power supply voltage rises
Low-voltage detection time	-	-	-	-	-	30	μs	

*: If the fluctuation of the power supply is faster than the low-voltage detection time (Td), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

(10) Clock output timing

(T_A: Recommended operating conditions, $V_{CC}=AV_{CC}=5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	SYSCLK		t_{CPT}	-	ns	
SYSCLK $\uparrow$ $\rightarrow$ SYSCLK $\downarrow$	t_{CHCL}	SYSCLK	-	$(1/2\ t_{CYC})$- 7	$(1/2\ t_{CYC})$+ 7	ns	
SYSCLK $\downarrow$ $\rightarrow$ SYSCLK $\uparrow$	t_{CLCH}	SYSCLK		$(1/2\ t_{CYC})$- 7	$(1/2\ t_{CYC})$+ 7	ns	

(11) External bus I/F (synchronous mode) timing

$(T_A$: Recommended operating conditions, $V_{CC} = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V)$
(External load capacitance 50pF)

| Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t_{CYC}	SYSCLK	25	-	ns	
ASX delay time	t_{CHASL}, t_{CHASH}	SYSCLK, ASX	0.5	18.0	ns	
CS0X to CS3X delay time	t_{CHCSL}, t_{CHCSH}	SYSCLK, CS0X to CS3X	0.5	18.0	ns	
A00 to A21 delay time	t_{CHAV}, t_{CHAX}	SYSCLK, A00 to A21	0.5	18.0	ns	
RDX delay time	t_{CHRL}, t_{CHRH}	SYSCLK, RDX	0.5	18.0	ns	
RDX minimum pulse	t_{RLRH}	RDX	$t_{CYC} \times 2 - 20$	-	ns	RWT=1, set RWT to 1 or more. [*]
Data setup → RDX ↑ time	t_{DSRH}	RDX, D16 to D31	$18 + t_{CYC}$	-	ns	RWT=1, set RWT to 1 or more. [*]
RDX ↑ → data hold	t_{RHDH}		0	-	ns	
WRnX delay time	t_{CHWL}, t_{CHWH}	SYSCLK, WR0X, WR1X	0.5	18.0	ns	
WRnX minimum pulse width	t_{WLWH}	WR0X, WR1X	$t_{CYC} - 10$	-	ns	WWT=0[*]
SYSCLK ↑ → data output time	t_{CHDV}	SYSCLK, D16 to D31	0.5	18.0	ns	
SYSCLK ↑ → data hold time	t_{CHDX}		-	18	ns	Set WRCS to 1 or more.
SYSCLK ↑ → address output time	t_{CHMAV}		0.5	18.0	ns	
SYSCLK ↑ → address hold time	t_{CHMAX}	SYSCLK, D16 to D31	-	18	ns	In multiplex mode, set as follows: • Set CSWR and CSRD to 2 or more. • Set to ADCY>ASCY. To prevent protocol violation, satisfy the following conditions: ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR For details, see Hardware Manual.

[*]: If the bus is expanded by automatic wait insertion or RDY input, add time ($t_{CYC} \times$ the number of expanded cycles) to the rated value.

External bus I/F (synchronous mode, read operation, and multiplex mode) timing

External bus I/F (synchronous mode, read operation, and split mode) timing

External bus I/F (synchronous mode, write operation, and multiplex mode) timing

External bus I/F (synchronous mode, write operation, and split mode) timing

(12) External bus I/F (Asynchronous mode) timing

(T_A: Recommended operating conditions, $V_{CC} = AV_{CC}$=5.0V±10%, $V_{SS}=AV_{SS}$=0.0V)

(External load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t_{CYC}	SYSCLK	25	-	ns	
Address setup → RDX ↑ time	t_{ASRH}	RDX, A00 to A21	$2 \times t_{CYC} - 12$	$2 \times t_{CYC} + 12$	ns	RWT=1, set RWT to 1 or more.*
RDX ↑ → Address hold	t_{RHAH}		$t_{CYC} - 12$	$t_{CYC} + 12$	ns	Set RDCS to 1 or more.
Data setup → RDX ↑ time	t_{DSRH}	RDX, D16 to D31	$18 + t_{CYC}$	-	ns	RWT=1, set RWT to 1 or more.
RDX ↑ → Data hold	t_{RHDH}		0	-	ns	
Address setup → WRnX ↑ time	t_{ASWH}	WR0X to WR1X, A00 to A21	$t_{CYC} - 12$	$t_{CYC} + 12$	ns	WWT=0.*
WRnX ↑ → Address hold	t_{WHAH}		$t_{CYC} - 12$	$t_{CYC} + 12$	ns	Set WRCS to 1 or more.
Data setup → WRnX ↑ time	t_{DSWH}	WR0X to WR1X, D16 to D31	$t_{CYC} - 16$	$t_{CYC} + 16$	ns	WWT=0.*
WRnX ↑ → Data hold	t_{WHDH}		$t_{CYC} - 16$	$t_{CYC} + 16$	ns	Set WRCS to 1 or more.
Address setup → ASX ↑ time	t_{MASASH}	ASX, D16 to D31	$t_{CYC} - 16$	$t_{CYC} + 16$	ns	ASCY=0.
ASX ↑ → Address hold	t_{MASHAH}		$t_{CYC} - 16$	$t_{CYC} + 16$	ns	In multiplex mode, set as follows: • Set CSWR and CSRD to 2 or more. • Set to ADCY>ASCY. To prevent protocol violation, satisfy the following conditions: ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR For details, see Hardware Manual.

*: If the bus is expanded by automatic wait insertion or RDY input, add time ($t_{CYC} \times$ the number of expanded cycles) to the rated value.

External bus I/F (asynchronous mode, read operation, and multiplex mode) timing

External bus I/F (asynchronous mode, read operation, and split mode) timing

External bus I/F (asynchronous mode, write operation, and multiplex mode) timing

External bus I/F (asynchronous mode, write operation, and split mode) timing

(13) External bus I/F (ready) timing

(T_A: Recommended operating conditions, $V_{CC}=AV_{CC}=5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V$)

(External load capacitance 50pF)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Cycle time	t_{CYC}	SYSCLK	50	-	ns	If using RDY, set SYSCLK to 20 MHz or less.
RDY setup time $\rightarrow$ SYSCLK $\uparrow$	t_{RDYS}	SYSCLK, RDY	28	-	ns	
SYSCLK $\uparrow \rightarrow$ RDY hold time	t_{RDYH}	SYSCLK, RDY	0	-	ns	

External bus I/F (ready) timing

5. A/D Converter

(1) Electrical Characteristics

(T_A: Recommended operating conditions, V_{CC} =5.0V±10%, AV_{CC}=5.0V±10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Non linearity error	-	-	-4.0	-	+4.0	LSB	
Differential linearity error	-	-	-1.9	-	+1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN23	AVRL+ 0.5LSB-20	-	AVRL+ 0.5LSB+20	mV	1LSB= (VFST-VOT)/ 4094
Full-scale transition voltage	V_{FST}	AN0 to AN23	AVRH- 1.5LSB-20	-	AVRH- 1.5LSB+20	mV	
Sampling time	t_{SMP}	-	0.3	-	12	µs	*1
Compare time	t_{CMP}	-	0.7	-	28	µs	*1
A/D conversion time	t_{CNV}	-	1.0	-	40	µs	*1
Analog port input current	I_{AIN}	AN0 to AN23	-1.0	-	1.0	µA	$V_{AVSS} \leq$ $V_{AIN} \leq V_{AVCC}$
Analog input voltage	V_{AIN}	AN0 to AN23	AV_{SS}	-	AVRH	V	
Reference voltage	AVRH	AVRH1, AVRH2, AVRH3	4.5	-	5.5	V	Avcc ≥AVRH
	AVRL	AVRL1, AVRL2, AVRL3	-	0.0	-	V	
Power supply current	I_A	AVCC3	-	1.5	2.1	mA	3 units operating
	I_{AH}		-	-	25	µA	3 units operating *2
	I_R	AVRH1, AVRH2, AVRH3	-	3	6	mA	3 units operating
	I_{RH}		-	-	4.8	µA	3 units operating *2
Variation between channels	-	AN0 to AN23	-	-	4	LSB	

*1: Time for each channel.

*2: The power supply current (Vcc=AVcc=5.0V) is specified if the A/D converter is not operating and CPU is stopped.

(2) Definition of Terms
- Resolution: Analog variation that is recognized by an A/D converter.
- Linearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ("0000 0000 0000"$\leftarrow\rightarrow$"0000 0000 0001") to the full-scale transition point ("1111 1111 1110"$\leftarrow\rightarrow$"1111 1111 1111").
- Differential linearity error: Deviation of the input voltage from the ideal value that is required to change the output code by 1LSB.

Linearity error | Differential linearity error

$$\text{Linearity error of digital output N} = \frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB} \quad [LSB]$$

$$\text{Differential linearity error of digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1LSB} - 1\,LSB \quad [LSB]$$

$$1LSB = \frac{V_{FST} - V_{OT}}{4094} \quad [V]$$

V_{OT}: Voltage at which the digital output changes from "000$_H$" to "001$_H$".
V_{FST}: Voltage at which the digital output changes from "FFE$_H$" to "FFF$_H$".

(3) Notes on Using A/D Converter
<About the output impedance of the analog input of external circuit>
When the external impedance is too high, the sampling time for analog voltages may not be sufficient.
In this case, it is recommended to connect the capacitor (approx. 0.1 μF) to the analog input pin.

- Analog input circuit model

	R	C	
12bit A/D	1.9kΩ (max)	8.30pF (max)	(4.5V≦ Avcc ≦5.5V)

Note: Listed values must be considered as reference values.

FUJITSU

6.   D/A Converter

(T_A: Recommended operating conditions, $V_{CC}=AV_{CC}=5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Differential linearity error	-	-	-4.0	-	+4.0	LSB	When the analog output voltage is 0.5V to 4.5V

7. Flash memory
(1) Main flash

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	200	800	ms	8 Kbyte sector[1] excluding internal preprogramming time
	-	300	1100	ms	8 Kbyte sector[1] including internal preprogramming time
	-	400	2000	ms	64 Kbyte sector [1] excluding internal preprogramming time
	-	700	3700	ms	64 Kbyte sector [1] including internal preprogramming time
8-bit writing time	-	9	288	μs	Excluding overhead time at system level [1]
16-bit writing time	-	12	384	μs	Excluding overhead time at system level [1]
ECC writing time	-	9	288	μs	Excluding overhead time at system level [1]
Erase cycle[2]/ Data retention time	1,000 cycles/20 years, 10,000 cycles/10 years, 100,000 cycles/5 years	-	-	-	Temperature at writing/erasing $T_j <+105°C$ Average temperature $T_A=+85°C$ [3]

*1: The guaranteed value for erase up to 100,000 cycles
*2: Number of erase cycles for each sector
*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

(2) Notes

While the Flash memory is written or erased, shutdown of the external power supply (Vcc) is prohibited.
In the application system where Vcc might disappear while writing, be sure to turn the power off by using
an external low-voltage detector.
To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}[*]), hold
Vcc at 2.7V or more within the duration calculated by the following expression:

$$Td^{*}[\mu s] + (\text{period of PCLK } [\mu s] \times 257) + 50[\mu s]$$

*: See "4. AC characteristics (8) Low-voltage detection (External low-voltage detection)."

8. R/D Converter

(T$_A$: Recommended operating conditions, V$_{CC}$ = AV$_{CC}$ =5.0V±5%, V$_{SS}$=AV$_{SS}$=0.0V)

Parameter		Value			Unit	Remarks
		Min	Typ	Max		
Excitation signal output	Output voltage (amplitude)	0.4V$_{CC}$-1%	0.4V$_{CC}$	0.4V$_{CC}$+1%	V	
	Output voltage (displacement)	-0.4V$_{CC}$+(V$_{CC}$/2)	-	0.4V$_{CC}$+(V$_{CC}$/2)	V	
	Output current	-	-	1	mA	
	Frequency	-	10 or 20	-	kHz	Setting with the register
Resolver response signal[1]	Amplitude	AREF2-2.0	-	AREF2+2.0	V	
	Maximum input frequency	-	-	24	kHz	
Excitation input signal[2]	Amplitude	0	-	AVCC0	V	
	Phase difference from resolver detection signal	-45	-	45	°	
Angle output	Angle accuracy (conversion accuracy)	-4	-	4	LSB	Variation when pausing: ±1LSB
	Resolution	-	12	-	bit	
	Output delay	1.1	-	2.1	µs	
Angular velocity output	Maximum angular velocity	-	-	4000	rps	When bandwidth 1.8kHz mode
		-	-	3000	rps	When bandwidth 600kHz mode
	Resolution	-	0.261	-	rps/LSB	
Reference output voltage	AREF2 output voltage	AVCC0/2-3%	-	AVCC0/2+3%	V	
Operating characteristics	Tracking loop characteristics (0dB cross frequency)	-	-	1.2	kHz	When bandwidth 1.8kHz mode [3]
		-	-	400	Hz	When bandwidth 600Hz mode [3]
	Tracking loop characteristics (-3dB cross frequency)	-	-	1.8	kHz	When bandwidth 1.8kHz mode [3]
		-	-	600	Hz	When bandwidth 600Hz mode [3]
	Maximum tracking rate	-	-	4000	rps	When bandwidth 1.8kHz mode
		-	-	3000	rps	When bandwidth 600Hz mode
	Settling time (179° step).	-	-	4	ms	When bandwidth 1.8kHz mode
		-	-	12	ms	When bandwidth 600Hz mode
	Maximum angular velocity	-	-	1,000,000	rad/s2	When bandwidth 1.8kHz mode
		-	-	150,000	rad/s2	When bandwidth 600Hz mode

*1: Corresponding pin: COS_PLUS,COS_MINUS,SIN_PLUS,SIN_MINUS
*2: Corresponding pin: MAG_PLUS,MAG_MINUS
*3: When signal amplitude is nominal

■ ORDERING INFORMATION

Part number	Package*
MB91F585LAPMC-GTE1 MB91F586LAPMC-GTE1 MB91F587LAPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LBPMC-GTE1 MB91F586LBPMC-GTE1 MB91F587LBPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LCPMC-GTE1 MB91F586LCPMC-GTE1 MB91F587LCPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)
MB91F585LDPMC-GTE1 MB91F586LDPMC-GTE1 MB91F587LDPMC-GTE1	144-pin plastic LQFP (FPT-144P-M08)

*: For details of the package, see "■ PACKAGE DIMENSIONS ".

■ PACKAGE DIMENSIONS

144-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	20.0 × 20.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	1.20 g
(FPT-144P-M08)	Code (Reference)	P-LFQFP144-20×20-0.50

144-pin plastic LQFP
(FPT-144P-M08)

Note 1) *:Values do not include resin protrusion.
Resin protrusion is +0.25(.010)Max(each side).
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.

22.00±0.20(.866±.008)SQ

* 20.00±0.10(.787±.004)SQ

108   73

109   72

INDEX

144   37

LEAD No 1   36

0.50(.020)

0.22±0.05
(.009±.002)   ⊕ 0.08(.003)Ⓜ

0.145±0.055
(.006±.002)

⬠ 0.08(.003)

"A"

Details of "A" part

$1.50^{+0.20}_{-0.10}$ (Mounting height)
$(.059^{+.008}_{-.004})$

0°~8°

0.10±0.10
(.004±.004)
(Stand off)

0.50±0.20
(.020±.008)

0.60±0.15
(.024±.006)

0.25(.010)

Dimensions in mm (inches).
Note: The values in parentheses are reference values.

© 2003-2010 FUJITSU SEMICONDUCTOR LIMITED F144019S-c-4-8

Please check the latest package dimension at the following URL.
http://edevice.fujitsu.com/package/en-search/

MEMO

MB91580L Series

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,
Kohoku-ku Yokohama Kanagawa 222-0033, Japan
Tel: +81-45-415-5858
http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America
FUJITSU SEMICONDUCTOR AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600   Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

Europe
FUJITSU SEMICONDUCTOR EUROPE GmbH
Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
http://emea.fujitsu.com/semiconductor/

Korea
FUJITSU SEMICONDUCTOR KOREA LTD.
902 Kosmo Tower Building, 1002 Daechi-Dong,
Gangnam-Gu, Seoul 135-280, Republic of Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
http://kr.fujitsu.com/fsk/

Asia Pacific
FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel : +65-6281-0770 Fax : +65-6281-0220
http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.
30F, Kerry Parkside, 1155 Fang Dian Road,
Pudong District, Shanghai 201204, China
Tel : +86-21-6146-3688 Fax : +86-21-6146-3660
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.
2/F, Green 18 Building, Hong Kong Science Park,
Shatin, N.T., Hong Kong
Tel : +852-2736-3232 Fax : +852-2314-4207
http://cn.fujitsu.com/fsp/

Edited: Sales Promotion Department