FEATURES

64K x 16 MRAM Memory

- 3.3 Volt power supply

- Fast 35ns read/write cycle

- SRAM compatible timing

- Unlimited read & write endurance

- Commercial, Industrial, and Extended Temperatures

- Data non-volatile for >20 years at temperature

- RoHS-compliant TSOP2 and BGA packages available

44-pin TSOP2

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in system for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM
- Automatic data protection on power loss

48-ball BGA

INTRODUCTION

The **MR0A16A** is a 1,048,576-bit magnetoresistive random access memory (MRAM) device organized as 65,536 words of 16 bits. The **MR0A16A** offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

MR0A16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR0A16B** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR0A16A** provides highly reliable data storage over a wide range of temperatures. The product is available with commercial temperature (0 to +70 °C), industrial temperature (-40 to +85 °C), and extended temperature (-40 to +105 °C) range options.

TABLE OF CONTENTS

TABLE OF CONTENTS - continued

BLOCK DIAGRAM AND PIN ASSIGNMENTS

Figure 1 – Block Diagram

Table 1 – Pin Functions

Signal Name	Function
A	Address Input
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
$\overline{UB}$	Upper Byte Enable
$\overline{LB}$	Lower Byte Enable
DQ	Data I/O
V_{DD}	Power Supply
V_{SS}	Ground
DC	Do Not Connect
NC	No Connection

Figure 2 – MR0A16A Package Pinouts

44-Pin TSOP Type 2

48-Pin BGA

Table 2 – Operating Modes

$\overline{E}$[1]	$\overline{G}$[1]	$\overline{W}$[1]	$\overline{LB}$[1]	$\overline{UB}$[1]	Mode	V_{DD} Current	DQL[7:0][2]	DQU[15:8][2]
H	X	X	X	X	Not selected	I_{SB1}, I_{SB2}	Hi-Z	Hi-Z
L	H	H	X	X	Output disabled	I_{DDR}	Hi-Z	Hi-Z
L	X	X	H	H	Output disabled	I_{DDR}	Hi-Z	Hi-Z
L	L	H	L	H	Lower Byte Read	I_{DDR}	D_{Out}	Hi-Z
L	L	H	H	L	Upper Byte Read	I_{DDR}	Hi-Z	D_{Out}
L	L	H	L	L	Word Read	I_{DDR}	D_{Out}	D_{Out}
L	X	L	L	H	Lower Byte Write	I_{DDW}	D_{in}	Hi-Z
L	X	L	H	L	Upper Byte Write	I_{DDW}	Hi-Z	D_{in}
L	X	L	L	L	Word Write	I_{DDW}	D_{in}	D_{in}

[1] H = high, L = low, X = don't care

[2] Hi-Z = high impedance

ABSOLUTE MAXIMUM RATINGS

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, normal precautions should be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

Table 3 – Absolute Maximum Ratings [1]

Symbol	Parameter	Temp Range	Package	Value	Unit
V_{DD}	Supply voltage [2]	-	-	-0.5 to 4.0	V
V_{IN}	Voltage on any pin [2]	-	-	-0.5 to V_{DD} + 0.5	V
I_{OUT}	Output current per pin	-	-	±20	mA
P_D	Package power dissipation [3]	-	Note 3	0.600	W
T_{BIAS}	Temperature under bias	Commercial	-	-10 to 85	°C
		Industrial	-	-45 to 95	
		Extended	-	-45 to 110	
T_{stg}	Storage Temperature	-	-	-55 to 150	°C
T_{Lead}	Lead temperature during solder (3 minute max)	-	-	260	°C
H_{max_write}	Maximum magnetic field during write	Commercial	TSOP2, BGA	2,000	A/m
		Industrial, Extended	BGA	2,000	
			TSOP2	10,000	
H_{max_read}	Maximum magnetic field during read or standby	Commercial	TSOP2, BGA	8,000	A/m
		Industrial, Extended	BGA	8,000	
			TSOP2	10,000	

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
2. All voltages are referenced to V_{SS}.
3. Power dissipation capability depends on package characteristics and use environment.

OPERATING CONDITIONS

Table 4 – Operating Conditions

Symbol	Parameter	Temp Range	Min	Typical	Max	Unit
V_{DD}	Power supply voltage [1]	All	3.0	3.3	3.6	V
V_{WI}	Write inhibit voltage	All	2.5	2.7	3.0 [1]	V
V_{IH}	Input high voltage	All	2.2	-	V_{DD} + 0.3 [2]	V
V_{IL}	Input low voltage	All	-0.5 [3]	-	0.8	V
T_A	Ambient Temperature under bias	Commercial	0		70	°C
		Industrial	-40		85	
		Extended	-40		105	

Notes:

1. There is a 2 ms startup time once V_{DD} exceeds $V_{DD,}$(min). See **Power Up and Power Down Sequencing** below.

2. V_{IH}(max) = V_{DD} + 0.3 V_{DC} ; V_{IH}(max) = V_{DD} + 2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

3. V_{IL}(min) = -0.5 V_{DC} ; V_{IL}(min) = -2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI}. As soon as V_{DD} exceeds $V_{DD(min)}$, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The $\overline{E}$ and $\overline{W}$ control signals should track V_{DD} on power up to V_{DD}- 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives $\overline{E}$ and $\overline{W}$ should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI}, writes are protected and a startup time must be observed when power returns above $V_{DD(min)}$.

### Figure 3 – Power Up and Power Down Timing

Table 5 – DC Characteristics

Symbol	Parameter	Condition	Min	Max	Unit
$I_{lkg(I)}$	Input leakage current	All	-	±1	µA
$I_{lkg(O)}$	Output leakage current	All	-	±1	µA
V_{OL}	Output low voltage	I_{OL} = +4 mA	-	0.4	V
		I_{OL} = +100 µA		V_{SS} + 0.2	
V_{OH}	Output high voltage	I_{OH} = -4 mA	2.4	-	V
		I_{OH} = -100 µA	V_{DD} - 0.2		

Table 6 – Power Supply Characteristics

Symbol	Parameter	Condition	Temp Range	Typical	Max	Unit
I_{DDR}	AC active supply current - read modes [1]	I_{OUT} = 0 mA, V_{DD} = max	All	55	80	mA
I_{DDW}	AC active supply current - write modes[1]	V_{DD} = max	Commer-cial	105	155	mA
			Industrial	105	165	
			Extended	105	165	
I_{SB1}	AC standby current	V_{DD} = max, E = V_{IH} No other restrictions on other inputs	All	18	28	mA
I_{SB2}	CMOS standby current	E ≥ V_{DD} - 0.2 V and V_{In} ≤ V_{SS} + 0.2 V or ≥ V_{DD} - 0.2 V V_{DD} = max, f = 0 MHz		9	12	mA

Notes:

1.   All active current measurements are measured with one address transition per cycle and at minimum cycle time.

TIMING SPECIFICATIONS

Table 7 – Capacitance[1]

Symbol	Parameter	Typical	Max	Unit
C_{In}	Address input capacitance	-	6	pF
C_{In}	Control input capacitance	-	6	pF
$C_{I/O}$	Input/Output capacitance	-	8	pF

Notes:

1. $f = 1.0$ MHz, $dV = 3.0$ V, $T_A = 25$ °C, periodically sampled rather than 100% tested.

Table 8 – AC Measurement Conditions

| Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 4	
Output load for all other timing parameters	See Figure 5	

Figure 4 – Output Load Test Low and High


Figure 5 – Output Load Test All Others

Table 9 – Read Cycle Timing[1]

Symbol	Parameter	Min	Max	Unit
^{t}AVAV	Read cycle time	35	-	ns
^{t}AVQV	Address access time	-	35	ns
^{t}ELQV	Enable access time [2]	-	35	ns
^{t}GLQV	Output enable access time	-	15	ns
^{t}BLQV	Byte enable access time	-	15	ns
^{t}AXQX	Output hold from address change	3	-	ns
^{t}ELQX	Enable low to output active [3]	3	-	ns
^{t}GLQX	Output enable low to output active [3]	0	-	ns
^{t}BLQX	Byte enable low to output active [3]	0	-	ns
^{t}EHQZ	Enable high to output Hi-Z [3]	0	15	ns
^{t}GHQZ	Output enable high to output Hi-Z[3]	0	10	ns
^{t}BHQZ	Byte high to output Hi-Z[3]	0	10	ns

Notes:

1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
2. Addresses valid before or at the same time E goes low.
3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

Figure 6 – Read Cycle 1

Note: Device is continuously selected ($\overline{E} \leq V_{IL}$, $\overline{G} \leq V_{IL}$).

Figure 7 – Read Cycle 2

Table 10 – Write Cycle Timing 1 ($\overline{W}$ Controlled) [1]

Symbol	Parameter	Min	Max	Unit
^{t}AVAV	Write cycle time [2]	35	-	ns
^{t}AVWL	Address set-up time	0	-	ns
^{t}AVWH	Address valid to end of write (G high)	18	-	ns
^{t}AVWH	Address valid to end of write (G low)	20	-	ns
^{t}WLWH ^{t}WLEH	Write pulse width (G high)	15	-	ns
^{t}WLWH ^{t}WLEH	Write pulse width (G low)	15	-	ns
^{t}DVWH	Data valid to end of write	10	-	ns
^{t}WHDX	Data hold time	0	-	ns
^{t}WLQZ	Write low to data Hi-Z [3]	0	12	ns
^{t}WHQX	Write high to output active [3]	3	-	ns
^{t}WHAX	Write recovery time	12	-	ns

Notes:

1. All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\overline{G}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$ or $\overline{E}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

2. All write cycle timings are referenced from the last valid address to the first transition address.

3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperate, $t_{WLQZ}(max) < t_{WHQX}(min)$

## Figure 8 – Write Cycle Timing 1 ($\overline{W}$ Controlled)

Table 11 – Write Cycle Timing 2 (Ē Controlled)[1]

Symbol	Parameter	Min	Max	Unit
^{t}AVAV	Write cycle time [2]	35	-	ns
^{t}AVEL	Address set-up time	0	-	ns
^{t}AVEH	Address valid to end of write (G high)	18	-	ns
^{t}AVEH	Address valid to end of write (G low)	20	-	ns
^{t}ELEH ^{t}ELWH	Enable to end of write (G high)	15	-	ns
^{t}ELEH ^{t}ELWH	Enable to end of write (G low) [3]	15	-	ns
^{t}DVEH	Data valid to end of write	10	-	ns
^{t}EHDX	Data hold time	0	-	ns
^{t}EHAX	Write recovery time	12	-	ns

Notes:

1. All write occurs during the overlap of Ē low and W̄ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If Ḡ goes low at the same time or after W goes low, the output will remain in a high impedance state. After W̄ or Ē has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between Ē being asserted low in one cycle to Ē being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

2. All write cycle timings are referenced from the last valid address to the first transition address.

3. If Ē goes low at the same time or after W̄ goes low, the output will remain in a high-impedance state. If Ē goes high at the same time or before W̄ goes high, the output will remain in a high-impedance state.

Figure 9 – Write Cycle Timing 2 (Ē Controlled)

Table 12 – Write Cycle Timing 3 ($\overline{LB}/\overline{UB}$ Controlled)[1]

Symbol	Parameter	Min	Max	Unit
^tAVAV	Write cycle time [2]	35	-	ns
^tAVBL	Address set-up time	0	-	ns
^tAVBH	Address valid to end of write (G high)	18	-	ns
	Address valid to end of write (G low)	20	-	ns
^tBLEH ^tBLWH	Write pulse width (G high)	15	-	ns
^tBLEH ^tBLWH	Write pulse width (G low)	15	-	ns
^tDVBH	Data valid to end of write	10	-	ns
^tBHDX	Data hold time	0	-	ns
^tBHAX	Write recovery time	12	-	ns

Notes:

1. All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\overline{G}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$, $\overline{E}$ or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

2. All write cycle timings are referenced from the last valid address to the first transition address.

Figure 10 – Write Cycle Timing 3 ($\overline{UB}/\overline{LB}$ Controlled)

ORDERING INFORMATION

Table 13 – Part Numbering System

|	Memory	Density	Type	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
Product Family Number	MR	4	A	16	B					
Ordering Part Number	MR	0	A	16	A	C	MA	35	R	ES
MRAM	MR									
256 Kb	256									
1 Mb	0									
4 Mb	2									
16 Mb	4									
Async 3.3v		A								
Async 3.3v Vdd and 1.8v Vddq		D								
8-bit			8							
16-bit			16							
Rev A				A						
Rev B				B						
Commercial 0 to 70°C					Blank					
Industrial -40 to 85°C					C					
Extended -40 to 105°C					V					
AEC Q-100 Grade 1 -40 to 125°C					M					
44-TSOP-2						YS				
48-FBGA						MA				
32-SOIC						SO				
35 ns							35			
45 ns							45			
Tray								Blank		
Tape and Reel								R		
Engineering Samples									ES	
Customer Samples									Blank	
Mass Production									Blank	

Product Family Number and Ordering Part Number given are for illustration only.

Table 14 – MR0A16A Ordering Part Numbers

Temp Grade	Temp	Package	Shipping	Ordering Part Number
Commercial	0 to +70 °C	44-TSOP2	Tray	MR0A16AYS35
			Tape and Reel	MR0A16AYS35R
		48-BGA	Tray	MR0A16AMA35
			Tape and Reel	MR0A16AMA35R
Industrial	-40 to +85 °C	44-TSOP2	Tray	MR0A16ACYS35
			Tape and Reel	MR0A16ACYS35R
		48-BGA	Tray	MR0A16ACMA35
			Tape and Reel	MR0A16ACMA35R
Extended	-40 to +105 °C	44-TSOP2	Tray	MR0A16AVYS35
			Tape and Reel	MR0A16AVYS35R
		48-BGA	Tray	MR0A16AVMA35
			Tape and Reel	MR0A16AVMA35R

# PACKAGE OUTLINE DRAWINGS

Figure 11 – 44-pin TSOP2

Notes:

1. Dimensions and tolerances per ASME Y14.5M - 1994.

2. Dimensions in Millimeters.

3. Dimensions do not include mold protrusion.

4. Dimension does not include DAM bar protrusions.

5. DAM Bar protrusion shall not cause the lead width to exceed 0.58.

Figure 12 – 48-ball FBGA

TOP VIEW

BOTTOM VIEW

A1 INDEX AREA

SIDE VIEW

A1 INDEX AREA

SEATING PLANE

Notes:

1. Dimensions in Millimeters.

2. Dimensions and tolerances per ASME Y14.5M - 1994.

3. Maximum solder ball diameter measured parallel to DATUM A

4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.

5. Parallelism measurement shall exclude any effect of mark on top surface of package.

REVISION HISTORY

Revision	Date	Description of Change
0	Jun 18, 2007	Initial Advanced Information Release
1	Sept 21, 2007	Table 6, Applied Values to TBD's in IDD Specifications
2	Nov 12, 2007	Table 2, Changed IDDA to IDDR or IDDW
3	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
4	Feb 28, 2011	Add TSOPII Lead Cross-Section, Add Production Note. Converted to new document format.
5	Dec 9, 2011	Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for ball size. Updated logo and contact information.
6	August 6, 2012	Revised Table 1 and Figure 1 to be correct for x16 device. Revised magnetic immunity ratings for TSOP2 Industrial Grade. Revised figure 3. Complete document reformat and restructure.

HOW TO REACH US

Home Page:

www.everspin.com

E-Mail:

support@everspin.com

orders@everspin.com

sales@everspin.com

USA/Canada/South and Central America

World Headquarters

1347 N. Alma School Road, Suite 220

 Chandler, Arizona 85224

1-877-347-MRAM (6726)

1-480-347-1111

Europe, Middle East and Africa

support.europe@everspin.com

Japan

support.japan@everspin.com

Asia Pacific

support.asia@everspin.com

File Name: EST00354_MR0A16A_Datasheet_Rev6 080512a