


3.3 V 64K X 16 CMOS SRAM

Features

- Industrial (-40° to 85°C) temperature
- Organization: 65,536 words × 16 bits
- Center power and ground pins for low noise
- High speed
 - 12 ns address access time
 - 6 ns output enable access time
- Low power consumption via chip deselect
- Upper and Lower byte pin
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- TTL-compatible, three-state I/O

- JEDEC standard packaging
- 44-pin 400 mil SOJ
- 44-pin TSOP 2-400
- 48-ball 7×7 mm BGA
- ESD protection? 2000 volts

Logic block diagram



Pin arrangement

44-Pin SOJ (400 mil), TSOP 2

|--|

48 - BGA Ball-Grid-Array Package

	1	2	3	4	5	6
A	LB	ŌĒ	A_0	A ₁	A ₂	NC
В	I/O8	UB	A3	A4	CE	I/O0
C	I/O9	I/O10	A5	A6	I/O1	I/O2
D	V _{SS}	I/O11	NC	A7	I/O3	V_{DD}
E	V_{DD}	I/O12	NC	NC	I/O4	V_{SS}
F	I/O14	I/O13	A14	A15	I/O5	I/O6
G	I/O15	NC	A12	A13	WE	I/O7
Н	NC	A8	A9	A10	A11	NC



Functional description

The AS7C31026C is a 3V high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 65,536 words × 16 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA}, t_{RC}, t_{WC}) of 12 ns with output enable access times (t_{OE}) of 6 ns are ideal for high-performance applications.

When \overline{CE} is high, the device enters standby mode. A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CE}) . Data on the input pins I/O0 through I/O15 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}) .

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}) with write enable (\overline{WE}) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

The device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. \overline{LB} controls the lower bits, I/O0 through I/O7, and \overline{UB} controls the higher bits, I/O8 through I/O15.

All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3 V supply. The AS7C31026C is packaged in common industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	V _{t1}	-0.50	+4.60	V
Voltage on any pin relative to GND	V _{t2}	-0.50	V _{CC} +0.50	V
Power dissipation	P_{D}	_	1.25	W
Storage temperature (plastic)	T _{stg}	-55	+125	°C
Ambient temperature with VCC applied	T _{bias}	-55	+125	°C
DC current into outputs (low)	I _{OUT}	_	50	mA

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	LB	UB	I/O0-I/O7	I/O8–I/O15	Mode
Н	X	X	X	X	High Z	High Z	Standby (I _{SB}), I _{SBI})
L	Н	L	L	Н	D _{OUT}	High Z	Read I/O0–I/O7 (I _{CC})
L	Н	L	Н	L	High Z	D _{OUT}	Read I/O8–I/O15 (I _{CC)}
L	Н	L	L	L	D _{OUT}	D _{OUT}	Read I/O0–I/O15 (I _{CC})
L	L	X	L	L	D _{IN}	D _{IN}	Write I/O0–I/O15 (I _{CC})
L	L	X	L	Н	D _{IN}	High Z	Write I/O0–I/O7 (I _{CC})
L	L	X	Н	L	High Z	D _{IN}	Write I/O8–I/O15 (I _{CC})
L L	H X	H X	X H	X H	High Z	High Z	Output disable (I _{CC})

Key: H = high, L = low, X = don't care.



Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
Input voltage	V _{IH}	2.0	_	$V_{CC} + 0.5$	V
	V_{IL}	-0.5	_	0.8	V
Ambient operating temperature (industrial)	T _A	-40	_	85	° C

DC operating characteristics (over the operating range) I

			AS7C31	026C-12	
Parameter	Sym	Test conditions	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max$ $V_{IN} = GND \text{ to } V_{CC}$	_	5	μА
Output leakage current	I _{LO}	$\begin{aligned} & \frac{V_{CC}}{CE} = Max \\ & \overline{CE} = V_{IH}, \\ & V_{OUT} = GND \text{ to } V_{CC} \end{aligned}$	_	5	μА
Operating power supply current	I _{CC}		_	160	mA
	I _{SB}	$\frac{V_{CC} = Max,}{CE ? V_{IH}, f = f_{Max}}$	_	45	mA
Standby power supply current	I _{SB1}	$V_{CC} = Max$, \overline{CE} ? V_{CC} =0.2 V, V_{IN} ? 0.2 V or V_{IN} ? V_{CC} =0.2 V, f = 0	_	10	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	_	0.4	V
Output voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V

Capacitance (f = 1MHz, $T_a = 25$ °C, $V_{CC} = NOMINAL$)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	$A, \overline{CE}, \overline{WE}, \overline{OE}, \overline{LB}, \overline{UB}$	$V_{IN} = 0 V$	6	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0 V$	7	pF

Note:

 $[\]overline{V_{IL}} = -2.0 V \text{ for pulse width less than 5ns, once per cycle.}$ $V_{IH} = V_{CC} + 2.0 V \text{ for pulse width less than 5ns, once per cycle.}$

^{1.} This parameter is guaranteed by device characterization, but is not production tested.



Read cycle (over the operating range)^{3,9}

	AS7C31026C-12				
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	12	_	ns	
Address access time	t _{AA}	-	12	ns	3
Chip enable $(\overline{\overline{CE}})$ access time	t _{ACE}	-	12	ns	3
Output enable (OE) access time	t _{OE}	-	6	ns	
Output hold from address change	t _{OH}	4	-	ns	5
CE low to output in low Z	t _{CLZ}	4	-	ns	4, 5
TE high to output in high Z	t _{CHZ}	-	6	ns	4, 5
OE low to output in low Z	t _{OLZ}	0	-	ns	4, 5
Byte select access time	t _{BA}	-	5	ns	
Byte select Low to low Z	t _{BLZ}	0	_	ns	4, 5
Byte select High to high Z	t _{BHZ}	-	6	ns	4, 5
OE high to output in high Z	t _{OHZ}	_	6	ns	4, 5
Power up time	t _{PU}	0	_	ns	4, 5
Power down time	t _{PD}	_	12	ns	4, 5


Key to switching waveforms

Rising input Falling input Undefined output/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (\overline{OE} , \overline{CE} , \overline{UB} , \overline{LB} controlled)^{3,6,8,9}






Write cycle (over the operating range) II


		AS7C31026C-12			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	12	-	ns	
Chip enable (\overline{CE}) to write end	t _{CW}	8	-	ns	
Address setup to write end	t _{AW}	8	-	ns	
Address setup time	t _{AS}	0	-	ns	
Write pulse width	t _{WP}	8	-	ns	
Write recovery time	t _{WR}	0	-	ns	
Address hold from end of write	t _{AH}	0	-	ns	
Data valid to write end	t_{DW}	6	-	ns	
Data hold time	t _{DH}	0	-	ns	5
Write enable to output in high Z	t_{WZ}	-	6	ns	4, 5
Output active from write end	t _{OW}	3	_	ns	4, 5
Byte select low to end of write	$t_{ m BW}$	8	-	ns	

Write waveform 1 ($\overline{\text{WE}}$ controlled)^{10,11}






Write waveform 2 ($\overline{\text{CE}}$ controlled)^{10,11}



AC test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0 V. See Figure A.
- Input rise and fall times: 3 ns. See Figure A.
- Input and output timing reference levels: 1.5



Thevenin Equivalent:





Figure B: 3.3 V Output load

Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A and B.
- 4 These parameters are specified with $C_L = 5$ pF, as in Figures B. Transition is measured ± 200 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is high for read cycle.
- 7 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low for read cycle.
- 8 Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 N/A
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 C = 30 pF, except all high Z and low Z parameters where C = 5 pF.



Package dimensions



	44-pin T	TSOP 2			
	Min	Max			
	(mm)	(mm)			
A		1.2			
A1	0.05	0.15			
A2	0.95	1.05			
b	0.30	0.45			
c	0.120	0.21			
D	18.31	18.52			
E	10.06	10.26			
He	11.68	11.94			
e	0.80 (typical)				
l	0.40	0.60			



	44-pin SOJ 400 mil					
	Min (in)	Max (in)				
A	0.128	0.148				
A ₁	0.025	_				
A ₂	0.105	0.115				
В	0.026	0.032				
b	0.015	0.020				
c	0.007	0.013				
D	1.120	1.130				
E	0.370 NOM					
E ₁	0.395	0.405				
E ₂	0.435 0.445					
e	0.050	NOM				