

FEATURES

■ Fast access time: 12/15 ns■ Low power consumption:

Operating current: 110/100/90/80mA (TYP.)

Standby current : 1mA (TYP.)
■ Single 5V power supply

■ All inputs and outputs TTL compatible

Fully static operationTri-state output

■ Data retention voltage : 2.0V (MIN.)

■ Green package available■ Package : 28-pin 300 mil SOJ

GENERAL DESCRIPTION

The AS7C164A is a 65,536-bit high speed CMOS static random access memory organized as 8,192 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS7C164A is well designed for high speed system applications, and particularly well suited for battery back-up nonvolatile memory application.

The AS7C164A operates from a single power supply of 5V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vcc Range	Speed	Power D	Dissipation
Family	Temperature	vcc italige	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)
AS7C164A	0 ~ 70℃	4.5 ~ 5.5V	12/15ns	1mA	110/100/90/80mA

FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A12	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection



PIN CONFIGURATION



ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	VT2	-0.5 to Vcc+0.5	V
Operating Temperature	TA	0 to 70(C grade)	$^{\circ}$ C
Storage Temperature	Тѕтс	-65 to 150	°C
Power Dissipation	Po	1	W
DC Output Current	Іоит	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High-Z	I _{SB1}
Stariuby	Х	L	Х	Х	High-Z	I _{SB1}
Output Disable	L	Н	Н	Н	High-Z	Icc
Read	L	Н	L	Н	Dout	Icc
Write	L	Н	Х	L	Din	Icc

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ⁻⁴	MAX.	UNIT
Supply Voltage	Vcc		4.5	5.0	5.5	V
Input High Voltage	V _{IH} *1		2.4	-	Vcc+0.5	V
Input Low Voltage	V _{IL} *2		- 0.5	-	8.0	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	ILO	Vcc ≧ Vouт ≧ Vss, Output Disabled	- 1	-	1	μA
Output High Voltage	Vон	Iон = -1mA	2.4	-	-	V
Output Low Voltage	Vol	loL = 2mA	-	-	0.4	V
Average Operating Power supply Current	ICC	Cycle time = Min. CE# = VIL and CE2 = VIH, -12 II/O = 0mA Other pins at VIH or VIL	1	90 80	160 140	mA mA
Standby Power Supply Current	I _{SB1}	CE# \geq V _{CC} -0.2V or CE2 \leq 0.2 Other pins at 0.2V or V _{CC} -0.2V	-	1	5	mA

Notes:

- 1. $V_{IH}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.
- 2. VIL(min) = Vss 3.0V for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.

CAPACITANCE (TA = 25° C, f = 1.0MHz)


PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	CL = 30pF + 1TTL, IoH/IoL = -4mA/8mA

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at Vcc = Vcc(TYP.) and T_A = 25°C



AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS7C164-12		AS7C164-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	trc	12	-	15	-	ns
Address Access Time	taa	-	12	-	15	ns
Chip Enable Access Time	tace	-	12	-	15	ns
Output Enable Access Time	toe	-	6	-	7	ns
Chip Enable to Output in Low-Z	tcLz*	3	-	4	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	ns
Chip Disable to Output in High-Z	tcHz*	-	6	-	7	ns
Output Disable to Output in High-Z	tonz*	-	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	ns

(2) WRITE CYCLE


PARAMETER	SYM.	AS7C164-12		AS7C1	164-15	UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	12	-	15	-	ns
Address Valid to End of Write	taw	10	-	12	-	ns
Chip Enable to End of Write	tcw	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Write Pulse Width	twp	9	-	10	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Data to Write Time Overlap	tow	7	-	8	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	ns
Output Active from End of Write	tow*	3	-	4	-	ns
Write to Output in High-Z	twnz*	-	7	-	8	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low., CE2 = high.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
- $4.t_{CLZ}$, t_{CLZ} , t_{CHZ} and t_{CHZ} are specified with $C_L = 5pF$. Transition is measured ± 500 mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ} .



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)



Notes:

- 1.WE#, CE# must be high or CE2 must be low during all address transitions.
- 2.A write occurs during the overlap of a low CE#, high CE2, low WE#.
- 3.During a WE#controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- 4.During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with C_{L} = 5pF. Transition is measured $\pm 500 \text{mV}$ from steady state.




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention		CE# \geq V _{CC} - 0.2V or CE2 \leq 0.2V	2.0	-	5.5	V
Data Retention Current	I _{DR}	Vcc = 2.0V CE# \geq Vcc - 0.2V or CE2 \leq 0.2V Others at 0.2V or V _{cc} -0.2V	-	0.6	3	mA
Chip Disable to Data Retention Time	TCDD	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	tr		tRC∗	-	-	ns


tRC∗ = Read Cycle Time

DATA RETENTION WAVEFORM

Low Vcc Data Retention Waveform (1) (CE# controlled)





Low Vcc Data Retention Waveform (2) (CE2 controlled)







28-pin 300 mil SOJ Package Outline Dimension









SYM. UNIT	INCH(REF)	MM(BASE)
Α	0.140 (MAX)	3.556 (MAX)
A1	0.026 (MIN)	0.660 (MIN)
A2	0.100±0.005	2.540±0.127
В	0.018±0.003	0.457±0.076
B1	0.028 ±0.003	0.711±0.076
С	0.010±0.003	0.254±0.076
D	0.710±0.010	18.03±0.254
Е	0.337±0.010	8.560±0.254
E1	0.300±0.005	7.620±0.127
е	0.050±0.003	1.270±0.076
L	0.087±0.010	2.210±0.254
S	0.030±0.004	0.762±0.102
Υ	0.003 (MAX)	0.076 (MAX)

Note: 1.S/E/D dimension is not including mold flash.

2. The end flash in package lengthwise is not more than 10 mils each side.



ORDERING INFORMATION

Package/Access Time	Temperature	12 ns	15 ns
28-pin 300 mil SOJ	Commercial	AS7C164A-12JCN	AS7C164A-15JCN

PART NUMBERING SYSTEM

AS7C		164A	-XX	J	С	Х
SRAM prefix	Voltage: 5V supply	Device Number	Access Time		Temperature Range: C = 0 ~ 70 C	N = Lead Free Part





Alliance Memory, Inc 551 Taylor Way, San Carlos, CA 94070, USA Phone: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2009 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to thisdocument and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The datacontained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at anytime, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information inthis product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of anyproduct described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability orwarranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to inAlliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components inlife-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manu