# LB1847

# Monolithic Digital IC PWM Current Control Type Stepping Motor Driver



#### Overview

The LB1847 is a driver IC for stepping motors with PWM current control bipolar drive (fixed OFF time). A special feature of this IC is that VREF voltage is constant while the current can be set in 15 steps, allowing drive of motors ranging from 1-2 phase exciter types to 4W 1-2 phase exciter types. The current decay pattern can also be selected (SLOW DECAY, FAST DECAY, MIX DECAY) to increase the decay of regenerative current at chopping OFF, thereby improving response characteristics. This is especially useful for carriage and paper feed stepping motors in printers and similar applications where high-precision control and low vibrations are required.

#### **Features**

- PWM current control (fixed OFF time)
- Load current digital selector (1-2, W1-2, 2W1-2, 4W1-2 phase exciter drive possible)
- Selectable current decay pattern (SLOW DECAY, FAST DECAY, MIX DECAY)
- Simultaneous ON prevention function (feed-through current prevention)
- Noise canceler
- Built-in thermal shutdown circuit
- Built-in logic low-voltage OFF circuit

#### **Specifications**

**Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V <sub>BB</sub>		50	V
Output peek current	I <sub>O</sub> peak	t <sub>W</sub> = 20μs	1.75	А
Output continuous current	I <sub>O</sub> max		1.5	А
Logic supply voltage	V <sub>CC</sub>		7.0	А
Logic input voltage range	VIN		-0.3 to V <sub>CC</sub>	V
Emitter output voltage	VE		1.0	V
Allowable power dissipation	Pd max	Independent IC	3.0	W
		With infinitely large heat sink	20	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage range	V <sub>BB</sub>		10 to 45	V
Logic supply voltage	V <sub>CC</sub>		4.75 to 5.25	V
Reference voltage range	V <sub>REF</sub>		0.0 to 3.0	V


# **Electrical Characteristics** at Ta = 25°C, $V_{BB}$ = 45V, $V_{CC}$ = 5V, $V_{REF}$ = 1.52V


Parameter	Symbol	Conditions	Ratings			Unit
	-,		min	typ	max	5
Output Block	1		1			
Output stage supply voltage	I <sub>BB</sub> ON		2.3	3.5	5.0	mA
	I <sub>BB</sub> OFF		0.5	0.8	1.1	mA
Output saturation voltage	V <sub>O</sub> (sat)1	I <sub>O</sub> = +1.0A, sink		1.2	1.6	V
	V <sub>O</sub> (sat)2	I <sub>O</sub> = +1.5A, sink		1.5	1.9	V
	V <sub>O</sub> (sat)3	I <sub>O</sub> = -1.0A, source		1.9	2.2	V
	V <sub>O</sub> (sat)4	I <sub>O</sub> = -1.5A, source		2.2	2.4	V
Output leak current	I <sub>O</sub> (leak)1	$V_O = V_{BB}$ , sink			50	μA
	I <sub>O</sub> (leak)2	$V_{O} = 0V$ , source	-50			μA
Output sustain voltage	V <sub>SUS</sub>	L = 15mH, I <sub>O</sub> = 1.5A, Guaranteed design value *	45			V
Logic Block						
Logic supply voltage	I <sub>CC</sub> ON	$I_4 = 3.2V, I_3 = 3.2V, I_2 = 3.2V, I_1 = 3.2V$	19.5	26	36.5	mA
	I <sub>CC</sub> OFF	ENABLE = 3.2V	10.5	15	19.5	mA
Input voltage	V <sub>IH</sub>		3.2			V
	VIL				0.8	V
Input current	IIН	V <sub>IH</sub> = 3.2V			100	μA
	۱ <sub>IL</sub>	$V_{IL} = 0.8V$	-10			μA
Sensing voltage	٧ <sub>E</sub>	I <sub>4</sub> = 3.2V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 3.2V	0.470	0.50	0.525	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 0.8V	0.445	0.48	0.505	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 3.2V	0.425	0.46	0.485	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.410	0.43	0.465	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 3.2V	0.385	0.41	0.435	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 0.8V	0.365	0.39	0.415	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 3.2V	0.345	0.37	0.385	V
		I <sub>4</sub> = 3.2V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.325	0.35	0.365	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 3.2V	0.280	0.30	0.325	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 0.8V	0.240	0.26	0.285	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 3.2V	0.195	0.22	0.235	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 3.2V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.155	0.17	0.190	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 3.2V	0.115	0.13	0.145	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 3.2V, I <sub>1</sub> = 0.8V	0.075	0.09	0.100	V
Reference current	IREF	V <sub>REF</sub> = 1.5V	-0.5			μA
CR pin current	ICR	CR = 1.0V	-4.6		-1.0	mA
MD pin current	I <sub>MD</sub>	MD = 1.0V, CR = 4.0V	-5.0			μA
DECAY pin current Low	IDECL	V <sub>DEC</sub> = 0.8V	-10			μA
DECAY pin current High	IDECH	V <sub>DEC</sub> = 3.2V			5	μA
Thermal shutdown temperature	TSD			170		°C
Logic ON voltage	L <sub>VSD</sub> 1		3.35	3.65	3.95	V
Logic OFF voltage	L <sub>VSD</sub> 2		3.20	3.50	3.80	V
LVSD hysteresis width			0.065	0.15	0.23	V

# Package Dimensions


unit : mm (typ)














# **Pin Function**

Pin No.	Pin name	Function
1	MD	Sets the OFF time for FAST mode and SLOW mode in MIX DECAY.
		Setting input range: 4V to 1.5V.
2	V <sub>REF</sub> 1	Output set current reference supply pin.
13	V <sub>REF</sub> 2	Setting voltage range: 0V to 3V.
3	CR1	Output OFF time setting pin for switching operation.
12	CR2	
4	E1	Pin for controlling the set current with sensing resistor RE.
11	E2	
5	DECAY1	SLOW mode/FAST mode selector pin.
10	DECAY2	DECAY2 SLOW DECAY: H
		FAST DECAY: L
6	OUTA	Output pin.
7	OUTA	
8	OUTB	
9	OUTB	
14	V <sub>BB</sub>	Output stage supply voltage pin.
15	GND	Ground pin.
27	PHASE1	Output phase selector input pin
16	PHASE2	
26	ENABLE1	Output ON/OFF setting input pin.
17	ENABLE2	
22,23	I <sub>A</sub> 4,I <sub>A</sub> 3	Output set current digital input pin.
24,25	I <sub>A</sub> 2,I <sub>A</sub> 1	15-stage voltage setting.
21,20	I <sub>B</sub> 4,I <sub>B</sub> 3	
19,18	I <sub>B</sub> 2,I <sub>B</sub> 1	
28	V <sub>CC</sub>	Logic block supply voltage pin

# **Truth Table**

PHASE	ENABLE	OUTA	OUTA					
Н	L	Н	L					
L	L	L	Н					
-	Н	OFF	OFF					

# Set Current Truth Table

I <sub>A</sub> 4	I <sub>A</sub> 3	I <sub>A</sub> 2	I <sub>A</sub> 1	Set current lout	Current ratio
1	1	1	1	11.5/11.5 × V <sub>REF</sub> /3.04RE = lout	100
1	1	1	0	$11.0/11.5 \times V_{REF}/3.04RE = lout$	95.65
1	1	0	1	10.5/11.5 × V <sub>REF</sub> /3.04RE = lout	91.30
1	1	0	0	$10.0/11.5 \times V_{REF}/3.04RE = lout$	86.95
1	0	1	1	$9.5/11.5 \times V_{REF}/3.04RE = Iout$	82.61
1	0	1	0	$9.0/11.5 \times V_{REF}/3.04RE = Iout$	78.26
1	0	0	1	$8.5/11.5 \times V_{REF}/3.04RE = Iout$	73.91
1	0	0	0	$8.0/11.5 \times V_{REF}/3.04RE = Iout$	69.56
0	1	1	1	$7.0/11.5 \times V_{REF}/3.04RE = Iout$	60.87
0	1	1	0	$6.0/11.5 \times V_{REF}/3.04RE = Iout$	52.17
0	1	0	1	$5.0/11.5 \times V_{REF}/3.04RE = Iout$	43.48
0	1	0	0	$4.0/11.5 \times V_{REF}/3.04RE = Iout$	34.78
0	0	1	1	$3.0/11.5 \times V_{REF}/3.04RE = Iout$	26.08
0	0	1	0	$2.0/11.5 \times V_{REF}/3.04RE = Iout$	17.39

\* Current ratio (%) is the calculated set current value.

# **Current Decay Switching Truth Table**


Current decay mode	DECAY pin	MD pin	Output chopping	
SLOW DECAY	SLOW DECAY H		Upper-side chopping	
FAST DECAY	L	L	Dual-side chopping	
MIX DECAY	1	4V to 1.5V input	CR voltage > MD: dual-side chopping	
WIX DECAT	L	voltage setting	CR voltage < MD: upper-side chopping	

Seq	uen	ce	abl								DL					1		
				Phas	-						Pha	r			Phase 1-2	Phase W1-2	Phase 2W1-2	Phase 4W1-2
No.	I <sub>A</sub> 4	I <sub>A</sub> 3	I <sub>A</sub> 2	I <sub>A</sub> 1	ENA1		lout	I <sub>B</sub> 4	I <sub>B</sub> 3	I <sub>B</sub> 2	I <sub>B</sub> 1		PHA2	lout				
0	1	1	1	1	0	0	100%	0	0	1	0	1	*	0%	0	0	0	0
1	1	1	1	1	0	0	100	0	0	1	0	0	0	17.39				0
2	1	1	1	1	0	0	100	0	0	1	1	0	0	26.08			0	0
3	1	1	1	0	0	0	95.65	0	1	0	0	0	0	34.78				0
4	1	1	0	1	0	0	91.30	0	1	0	1	0	0	43.48		0	0	0
5	1	1	0	0	0	0	86.95	0	1	1	0	0	0	52.17				0
6	1	0	1	1	0	0	82.61	0	1	1	1	0	0	60.87			0	0
7	1	0	1	0	0	0	78.26	1	0	0	0	0	0	69.56				0
8	1	0	0	1	0	0	73.91	1	0	0	1	0	0	73.91	0	0	0	0
9	1	0	0	0	0	0	69.56	1	0	1	0	0	0	78.26				0
10	0	1	1	1	0	0	60.87	1	0	1	1	0	0	82.61			0	0
11	0	1	1	0	0	0	52.17	1	1	0	0	0	0	86.95				0
12	0	1	0	1	0	0	43.48	1	1	0	1	0	0	91.30		0	0	0
13	0	1	0	0	0	0	34.78	1	1	1	0	0	0	95.65				0
14	0	0	1	1	0	0	26.08	1	1	1	1	0	0	100			0	0
15	0	0	1	0	0	0	17.39	1	1	1	1	0	0	100				0
16	0	0	0	1	1	*	0	1	1	1	1	0	0	100	0	0	0	0
17	0	0	1	0	0	1	17.39	1	1	1	1	0	0	100				0
18	0	0	1	1	0	1	26.08	1	1	1	1	0	0	100			0	0
19	0	1	0	0	0	1	34.78	1	1	1	0	0	0	95.65				0
20	0	1	0	1	0	1	43.48	1	1	0	1	0	0	91.30		0	0	0
21	0	1	1	0	0	1	52.17	1	1	0	0	0	0	86.95				0
22	0	1	1	1	0	1	60.87	1	0	1	1	0	0	82.61			0	0
23	1	0	0	0	0	1	69.56	1	0	1	0	0	0	78.26				0
24	1	0	0	1	0	1	73.91	1	0	0	1	0	0	73.91	0	0	0	0
25	1	0	1	0	0	1	78.26	1	0	0	0	0	0	69.56				0
26	1	0	1	1	0	1	82.61	0	1	1	1	0	0	60.87			0	0
27	1	1	0	0	0	1	86.95	0	1	1	0	0	0	52.17				0
28	1	1	0	1	0	1	91.30	0	1	0	1	0	0	43.48		0	0	0
29	1	1	1	0	0	1	95.65	0	1	0	0	0	0	34.78				0
30	1	1	1	1	0	1	100	0	0	1	1	0	0	26.08			0	0
31	1	1	1	1	0	1	100	0	0	1	0	0	0	17.39				0


\* Don't care

Note: lout percentage (%) is the calculated setting value.

#### Switch Timing Chart During PWM Drive



#### MIX DECAY



- ton : Output ON time
- toff : Output OFF time
- tm : FAST DECAY time in MIX DECAY mode
- tn : Noise cancelling time

#### MIX DECAY logic setting

DECAY pin : L


MD pin : 1.5V to 4.0V voltage setting

CR voltage and MD pin voltage are compared to select dual-side chopping or upper-side chopping.


- CR voltage > MD pin voltage: dual-side chopping
- CR voltage < MD pin voltage: upper-side chopping


#### SLOW DECAY Current Path

Regenerative current during upper-side transistor switching operation



#### FAST DECAY Current Path







Composite Spectrum of Set Current (1 step normalized to 90°)

No.	θ	Rotation angle	Composite spectrum
0	θ0	0°	100.0
1	θ1	9.87°	101.5
2	θ <sub>2</sub>	14.6°	103.35
3	θ3	20.0°	101.78
4	θ4	25.5°	101.12
5	$\theta_5$	30.96°	101.4
6	<sup>θ</sup> 6	36.38°	102.61
7	θ7	41.63°	104.7
8	<sup>θ</sup> 8	45.0°	104.5
9	θ9	48.37°	104.7
10	<sup>θ</sup> 10	53.62°	102.61
11	θ11	59.04°	101.4
12	<sup>θ</sup> 12	64.5°	101.12
13	<sup>θ</sup> 13	70.0°	101.78
14	θ <sub>14</sub>	75.4°	103.35
15	<sup>θ</sup> 15	80.13°	101.5
16	<sup>θ</sup> 16	90.0°	100.0

\* Rotation angle and composite spectrum are calculated values.



#### **Sample Application Circuit**



#### Notes on Usage

1. External diodes

Because this IC uses upper-side transistor switching in SLOW DECAY mode and dual-side transistor switching in FAST DECAY mode, it requires external diodes between the OUT pins and ground, for the regenerative current during switching OFF. Use Schottky barrier diodes with low VF.

2. VREF pin

Because the VREF pin serves for input of the set current reference voltage, precautions against noise must be taken. The input voltage range is 0 to 3.0V.

3. GND pin

The ground circuit for this IC must be designed so as to allow for high-current switching. Blocks where high current flows must use low-impedance patterns and must be removed from small-signal lines. Especially the ground connection for the sensing resistor RE at pin E, and the ground connection for the Schottky barrier diodes should be in close proximity to the IC ground.

The capacitors between  $V_{CC}$  and ground, and  $V_{BB}$  and ground should be placed close to the  $V_{CC}$  and  $V_{BB}$  pins, respectively.

#### 4. Simultaneous ON prevention function

This IC incorporates a circuit to prevent feed-through current when phase switching. For reference, the output ON and OFF delay times at PHASE and ENABLE switching are given below.

		Sink side	Source side
PHASE switching	ON delay time	1.9µs	2.2µs
$(Low\toHi)$	OFF deley time	0.8µs	1.8µs
PHASE switching	ON delay time	1.4µs	1.7µs
$(\text{Hi} \rightarrow \text{Low})$	OFF deley time	0.9µs	1.35µs
ENABLE switching	ON delay time	2.15µs	2.75µs
	OFF deley time	1.2µs	5.8µs

Reference Data \* typical value

#### 5. Noise canceler

This IC has a noise canceling function to prevent malfunction due to noise spikes generated when switching ON. The noise cancel time tn is determined by internal resistance of the CR pin and the constant of the externally connected CR components. The constant also determines the switching OFF time.

Figure 1 shows the internal configuration at the CR pin, and Figure 2 the CR pin constant setting range.

Equation when logic voltage V<sub>CC</sub> = 5V CR pin voltage E1 = V<sub>CC</sub> × R / (R1 + R2 + R) [V] Noise cancel time tn  $\approx$  (R1 + R2)× C × 1n {(E1 - 1.5) / (E1 - 4.0)} [s] Switching OFF time toff  $\approx$  -R × C × 1n (1.5 / E1) [s] Internal resistance at CR pin : R1 = 1k $\Omega$ , R2 = 300 $\Omega$  (typ.)

\*The CR constant setting range in Figure 2 on page 15 is given for reference. It applies to a switching OFF time in the range from 8 to  $100\mu$ s. The switching time can also be made higher than 100 ms. However, a capacitor value of more than several thousand pF will result in longer noise canceling time, which can cause the output current to become higher than the set current. The longer switching OFF time results in higher output current ripple, causing a drop in average current and rotation efficiency. When keeping the switching OFF time within 100 ms, it is recommended to stay within the CR constant range shown in Figure 2.

Internal configuration at CR pin






Figure 1





ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.