

#### SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

### LC79401KNE - Dot-Matrix LCD Drivers

#### Overview

The LC79401KNE is a 80-outputs segment driver LSI for graphic dot-matrix liquid crystal display systems. The LC79401KNE latches 80 bits of display data sent from a controller using a 4-bit parallel transfer technique and generates LCD drive signals. When combined as a kit with common driver, either the LC79430KNE (QIP100E), the LC79401KNE can drive large screen LCD panels.

#### Features

- Incorporates LCD drive circuits for 80 bits of display.
- Supports display duties from 1/64 to 1/256
- The provision of a chip disable pin supports power reduction in large-scale panels.
- Allows external provision of the bias power supply
- Operating supply voltage/operating temperature

V<sub>DD</sub> (logic block) : 2.7 to 5.5V/-20 to +85°C

- $V_{DD}\text{-}V_{EE}$  (LCD block) : 12 to 32V/-20 to +85°C
- Data transfer clock : 6.0MHz (max), bidirectional shifting supported
- Data input : 4-bit parallel input
- CMOS process
- 100-pin flat plastic package (QIP100E)

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc. , please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

#### Specifications

#### Absolute Maximum Ratings at $Ta = 25 \pm 2^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V <sub>DD</sub> max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub> max	*1	0 to 35	V
Maximum input voltage	V <sub>I</sub> max		-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note \*1 V<sub>DD</sub> $\geq$ V1>V3>V4>V<sub>EE</sub>, V<sub>DD</sub>-V3 $\leq$ 7V, V4-V<sub>EE</sub> $\leq$ 7V

#### Allowable Operating Ranges at Ta = -20 to $+85^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Co	min	typ	max	unit	
Supply voltage (Logic)	V <sub>DD</sub>			2.7		5.5	V
Supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub>	*2, 3		12		32	V
Input high level voltage	VIH	DI1 to DI4, CP, LC DISPOFF	0.8V <sub>DD</sub>			V	
Input low level voltage	VIL	DI1 to DI4, CP, LC DISPOFF			0.2V <sub>DD</sub>	v	
CP Shift clock	<sup>f</sup> CP	СР				6.0	MHz
CP pulse width	tWC	СР		50			ns
LOAD pulse width	twL	LOAD		50			ns
Setup time	<sup>t</sup> SETUP	DI1 to DI4 $\rightarrow$ CP	DI1 to DI4 $\rightarrow$ CP				ns
Hold time	<sup>t</sup> HOLD	DI1 to DI4 $\rightarrow$ CP	V <sub>DD</sub> =2.7 to 4.5V	40			ns
			V <sub>DD</sub> =4.5 to 5.5V	30			ns
$\text{CP} \rightarrow \text{LOAD}$	<sup>t</sup> CL	$CP \to LOAD$		80			ns
$LOAD \to CP$	<sup>t</sup> LC1	$LOAD \rightarrow CP$		110			ns
	<sup>t</sup> LC2	$LOAD \to CP$	V <sub>DD</sub> =2.7 to 4.5V	30			ns
			V <sub>DD</sub> =4.5 to 5.5V	15			ns
CP and LOAD rise time	t <sub>R</sub>	CP, LOAD				*4	ns
CP and LOAD fall time	t <sub>F</sub>	CP, LOAD				*4	ns

Note \*2 V<sub>DD</sub> $\geq$ V1>V3>V4>V<sub>EE</sub>, V<sub>DD</sub>-V3 $\leq$ 7V, V4-V<sub>EE</sub> $\leq$ 7V

\*3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.

\*4 The CP and LOAD rise time ( $t_R$ ) and the CP and LOAD fall time ( $t_F$ ) must satisfy equations (1) and (2) below at the same time.

(1) 
$$t_R$$
,  $t_F < \frac{1}{2f_{CP}} - t_{WC}$  (2)  $t_R$ ,  $t_F < 50$ ns

#### LC79401KNE

Parameter	Conditions	min	typ	max	unit	
Input high level current	Чн	V <sub>IN</sub> =V <sub>DD</sub> , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF			1	μA
Input low level current	IIL	V <sub>IN</sub> =V <sub>SS</sub> , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF	-1			μA
Output high level voltage	VOH	I <sub>OH</sub> =-400μA, CDO	V <sub>DD</sub> -0.4			V
Output low level voltage	V <sub>OL</sub>	I <sub>OL</sub> =400μA, CDO			0.4	V
Driver on resistance	R <sub>ON</sub> (1)	V <sub>DD</sub> -V <sub>EE</sub> =30V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V: O1 to O80 *5		0.6	1.5	kΩ
	R <sub>ON</sub> (2)	V <sub>DD</sub> -V <sub>EE</sub> =20V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V: O1 to O80 *5		0.7	2.0	kΩ
Standby current drain	I <sub>ST</sub>	CDI=V <sub>DD</sub> , V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6.0MHz, Output unloaded: V <sub>SS</sub>			200	μA
Operating current drain	I <sub>SS</sub> *6	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V <sub>SS</sub>			4.0	mA
	I <sub>EE</sub> *7	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V <sub>EE</sub>			0.5	mA
Input capacitance	CI	f=6.0MHz ; CP		8		pF

Note \*5  $V_{DE}$  = one of V1, V3, V4 or  $V_{EE}$ , V1 =  $V_{DD}$ , V3 = 15/17 ( $V_{DD}$ - $V_{EE}$ ), V4 = 2/17 ( $V_{DD}$ - $V_{EE}$ )

\*6 ISS is the current flowing from  $V_{DD}$  to  $V_{SS}$ 


\*7 IEE is the current flowing from VDD to VEE

#### Switching Characteristics at Ta = $25\pm2^{\circ}$ C, V<sub>SS</sub> = 0V, V<sub>DD</sub> = 2.7 to 5.5V


Parameter	Symbol	Conditions		min	typ	max	unit
Output delay time 1	<sup>t</sup> D1	Load=15pF: CDO	V <sub>DD</sub> =2.7 to 4.5V			100	ns
			V <sub>DD</sub> =4.5 to 5.5V			80	ns
Output delay time 2	t <sub>D2</sub>	Load=15pF: CDO	V <sub>DD</sub> =2.7 to 4.5V			100	ns
			V <sub>DD</sub> =4.5 to 5.5V			80	ns

#### **Package Dimensions**


unit:mm (typ) 3151A



#### **Pin Assignment**



#### Equivalent Circuit Block Diagram




#### LC79401KNE


Pin Fun	ction																																		
Pin No	Symbol	I/O					Functio	on																											
90	V <sub>DD</sub>																																		
88	V <sub>SS</sub>	Supply	V <sub>DD</sub> -V <sub>SS</sub> : Logic power supply																																
85	V <sub>EE</sub>		V <sub>DD</sub> -V <sub>EE</sub> : LCD drive circuit power supply																																
82	V1		LCD drive level power supply																																
83	V3	Supply		Selected level																															
84	V4			Jnselected leve																															
99	СР	1	Display d	Display data acquisition clock (falling edge trigger)																															
87	LOAD	I	Display d	Display data acquisition clock (falling edge trigger) Display data latch clock (falling edge trigger) The display data LCD drive signal is output on the falling edge.																															
95	DI4		Dis	olay data	LCD	drive outpu	t	LCD disp	lay																										
96	DI3	1		Н	Sele	ected level		On	-																										
97	DI2			L		lected leve	1	Off																											
98	DI1			-	00			0.1	I																										
		1	Control p	in that inverts t	he data out	put destina	tion																												
						Number of cloo																													
			R/L	Data input	1	2	3		18	19	20																								
				DI1	077	O73	O69		O9	O5	O1																								
				DI2	O78	O74	O70		O10	O6	O2																								
			L	DI3	O79	O75	071		011	07	O3																								
91 R/L	I		DI4	O80	O76	072		012	O8	O4																									
			DI1	04	O8	012		072	O76	O80																									
																												DI2	O3	07	O11		071	075	O79
									н	DI3	O2	O6	O10		O70	074	O78																		
																				DI4	01	O5	O9		O69	O73	077								
							1				<b></b>																								
86	м	I	LCD drive	e output alterna	ation signal																														
			Chip disa	ble pin																															
81	CDI	I	°	I : Data is not a	•																														
100	000			: Data is acqu		alaina I																													
100	CDO	0		to the CDI pin o																															
89	DISPOFF	I.	-	controls the O					•																										
				Is low, the O1 to O80 output pins output the V1 level. See the truth table. LCD drive outputs																															
				ut level are det	ermined by	the combin	ation of th	ne output the	data,																										
				gnal, and The D			n in the tab	ole.			_																								
1 to 80 O1 to O80	0 0		М	Q		DIS	POFF	0	utput																										
			L	L			Н		V3																										
			L	Н			Н		V1																										
		Н		L			Н		V4																										
			Н					V <sub>EE</sub>																											
			* * L V1																																
			Note : do	n't care (fixed a	at high or lo	w)																													
92	NC	4																																	
93	NC	-	Must be I	eft open.																															
94	NC																																		

## LC79401KNE

# Application Example (LC79401KNE/LC79430KNE)



#### **Switching Characteristics Diagram**



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- Regarding monolithic semiconductors, if you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2012. Specifications and information herein are subject to change without notice.