



CCB LV23015T

Monolithic Linear IC

**For Mini Component, receiver
1-chip Tuner IC
Incorporating PLL**

ON Semiconductor®

<http://onsemi.com>

Overview

The LV23015T is a Single-chip tuner IC with built-in PLL for mini component, receiver.

Function

- AM tuner
- FM tuner
- MPX stereo decoder
- PLL frequency synthesizer

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	V _{CC}	7.0	V
Maximum input voltage	V _{IN1} max	CE, CI, CL	7.0	V
	V _{IN2} max	XIN	*1 V _{reg2} +0.3	V
Maximum output voltage	V _{O1} max	DO	7.0	V
	V _{O2} max	XOUT, PD	V _{reg2} +0.3	V
	V _{O3} max	BO1, AOUT	12.0	V
Allowable power dissipation	P _d max	T _a ≤70°C *2	400	mW
Operating temperature	T _{opr}		-20 to +70	°C
Storage temperature	T _{stg}		-40 to +125	°C

*1 V_{reg2} : 21 pin output voltage (Reference voltage of PLL) Reference value (3.0V±0.2V)

*2 Specified board : 114.3mm×76.1mm×1.6mm, glass epoxy board.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Operating Condition at Ta = 25 °C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		5.0	V
Operating supply voltage range	V _{CC} op		4.0 to 6.0	V

- CCB is ON Semiconductor®'s original format. All addresses are managed by ON Semiconductor® for this format.

- CCB is a registered trademark of Semiconductor Components Industries, LLC.

LV23015T

PLL block Allowable Operating Range at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input high level voltage	V_{IH}	CE, CL, DI	0.7Vreg2		6.0	V
Input low level voltage	V_{IL}	CE, CL, DI	0		0.3Vreg2	V
Output voltage	V_{O1}	DO	0		6.0	V
	V_{O2}	BO1, AOUT	0		10	V
Operating frequency	f_{IN1}	XIN ; V_{IN1}		75		kHz
	f_{IN2}	FMIN : V_{IN2}	10		160	MHz
	f_{IN3}	AMIN (SNS = 1) ; V_{IN3}	2		40	MHz
	f_{IN4}	AMIN (SNS = 0) ; V_{IN4}	0.5		10	MHz

Note : The XIN pin has extremely high input impedance, so that due care must be taken to prevent leakage.

Operating Characteristics at $T_a = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$, for the specified test circuit.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
FM-FE characteristics : fc = 98MHz, fm = 1kHz, 22.5kHzdev.						
3dB sensitivity	-3dB LS	60dB μ V, 22.5kHzdev output reference, -3dB input		5	(12) Reference value	dB μ V EMF
Practical sensitivity						
Practical sensitivity	QS	S/N = Input at S/N = 30dB		8	(15) Reference value	dB μ V EMF
FM oscillation voltage	V_{OSC}	No input, Pin 32 output, FET probe used	30	40	50	mVrms
FM-EF stereo characteristics : fc = 98MHz, fm = 1kHz, 75kHzdev, L+R = 90%, Pilot = 10%, $V_{IN} = 60\text{dB}\mu\text{V}/\text{EMF}$						
Stereo ON bandwidth	ST-BW	ST-ON frequency bandwidth, 18pin (DO) output		(300) Reference value		kHz
FM-IF monaural characteristics : fc = 10.7MHz, fm = 1kHz, 75kHzdev.						
Demodulation output	V_O	100dB μ V, 12pin output	750	1000	1200	mVrms
Channel balance	CB	100dB μ V, 12pin output	-1.0	0	+1.0	dB
Signal to noise ratio	S/N	100dB μ V, 12pin output	68	74		dB
AM suppression ratio	AMR	70dB μ V input 12pin output reference, FM = no-mod, AM = 1kHz-30%mod, 12pin output	40	50		dB
Total harmonic distortion (monaural)	THD	100dB μ V, 12pin output		0.6	1.5	%
3dB sensitivity	3dB LS	100dB μ V, 75kHzdev output reference, -3dB input		38	44	dB μ V
IF count sensitivity	IF-C3	SDC0 = 1, SDC1 = 0, 18pin (DO) output	39	46	53	dB μ V
Mute attenuation	Mute-Att	100dB μ V, 12pin output	60	70		dB
FM-IF stereo characteristics : fc = 10.7MHz, fm = 1kHz, Pilot = 10%						
Separation	SEP	100dB μ V, L+R = 90%, L-mod, 12pin output/13pin output	28	38		dB
Total harmonic distortion (main)	THD-ST	100dB μ V, L+R = 90%, Main-mod, 12pin output		1.0	2.0	%
Total harmonic distortion (L only)	THD-L	100dB μ V, L+R = 90%, L-mod, 12pin output		0.6	2.0	%
Stereo ON sensitivity	ST-ON	100dB μ V, L+R = 90%, Pin 18(DO) output	0.6		6.5	%
Capture range	CR	Pilot = 10% modulated, Pin 18(DO) output	-0.4		+0.4	kHz
AM characteristics : fc = 1000kHz, fm = 1kHz, 30%mod						
Detection output 1	V_{O1}	23dB μ V, 12pin output	60	120	240	mVrms
Detection output 2	V_{O2}	80dB μ V, 12pin output	220	330	440	mVrms
Signal to noise ratio 1	S/N1	23dB μ V, 12pin output	15	20		dB
Signal to noise ratio 2	S/N2	80dB μ V, 12pin output	47	54		dB
Total harmonic distortion	THD	80dB μ V, 12pin output		1.2	2.5	%
IF count sensitivity	IF-C	18pin (DO) output	16	26	36	dB μ V
Mute attenuation	Mute-Att	80dB μ V, 12pin output	54	64		dB

Continued on next page.

Continued from preceding page.


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain						
FM tuner	I _{CCFM}	No input at FM	25	35	45	mA
AM tuner	I _{CCAM}	No input at AM	11	22	33	mA
PLL characteristics						
Built-in return resistor	R _f	XIN		8		MΩ
Built-in output resistor	R _d	XOUT		250		kΩ
Hysteresis width	V _{HIS}	CE, CL, DI		0.1Vreg2		V
Output high level voltage	V _{OH}	PD ; I _O = -1mA	Vreg2-1.0			V
Output low level voltage	V _{OL2}	BO1 ; I _O = 1mA			0.25	V
		BO1 ; I _O = 5mA			1.25	V
	V _{OL3}	DO ; I _O = 1mA			0.25	V
	V _{OL4}	AOUT ; I _O = 1mA, A _{IN} = 2.0V			0.5	V
Input high level current	I _{IH1}	CE, CL, DI ; V _I = 6.0V			5.0	μA
	I _{IH2}	XIN ; V _I = V _{DD}	0.16		0.9	μA
	I _{IH3}	AIN ; V _I = 6.0V			200	nA
Input low level current	I _{IL1}	CE, CL, DI ; V _I = 0V			5.0	μA
	I _{IL2}	XIN ; V _I = 0V	0.16		0.9	μA
	I _{IL3}	AIN ; V _I = 0V			200	nA
Output off-leak current	I _{OFF1}	AOUT, BO1 ; V _O = 10V			5.0	μA
	I _{OFF2}	DO ; V _O = 6.0V			5.0	μA

Note : The reference value is calculated from more than one data and does not ensure conformance to the specifications. No data control by selection is implemented.

Package Dimensions


unit : mm (typ)

3253B




Composition of DI control data (serial data input)

(1) IN mode



(2) IN2 mode



Description of DI control Data

No.	Control/data	Description	Related data																																																																																					
(1)	Programmable divider data P0 to P15 DVS, SNS	<ul style="list-style-type: none"> Data to set the number of divisions of programmable divider Binary value using P15 as MSB. LSB varies depending on DVS and SNS. <p>(* : don't care)</p> <table border="1"> <thead> <tr> <th>DVS</th><th>SNS</th><th>LSB</th><th>Set number of divisions (N)</th><th>Actual number of divisions</th></tr> </thead> <tbody> <tr> <td>1</td><td>*</td><td>P0</td><td>272 to 65535</td><td>Twice the set value</td></tr> <tr> <td>0</td><td>1</td><td>P0</td><td>272 to 65535</td><td>Set value</td></tr> <tr> <td>0</td><td>0</td><td>P4</td><td>4 to 4095</td><td>Set value</td></tr> </tbody> </table> <p>* LSB : P0 to P3 invalid when LSB is P4.</p> <ul style="list-style-type: none"> Selection of the signal input (FMIN, AMIN) to the programmable divider and switching of the input frequency. <p>(* : don't care)</p> <table border="1"> <thead> <tr> <th>DVS</th><th>SNS</th><th>Input</th><th>Operation frequency range</th></tr> </thead> <tbody> <tr> <td>1</td><td>*</td><td>FMIN</td><td>10 to 160MHz</td></tr> <tr> <td>0</td><td>1</td><td>AMIN</td><td>2 to 40MHz</td></tr> <tr> <td>0</td><td>0</td><td>AMIN</td><td>0.5 to 10MHz</td></tr> </tbody> </table>	DVS	SNS	LSB	Set number of divisions (N)	Actual number of divisions	1	*	P0	272 to 65535	Twice the set value	0	1	P0	272 to 65535	Set value	0	0	P4	4 to 4095	Set value	DVS	SNS	Input	Operation frequency range	1	*	FMIN	10 to 160MHz	0	1	AMIN	2 to 40MHz	0	0	AMIN	0.5 to 10MHz																																																		
DVS	SNS	LSB	Set number of divisions (N)	Actual number of divisions																																																																																				
1	*	P0	272 to 65535	Twice the set value																																																																																				
0	1	P0	272 to 65535	Set value																																																																																				
0	0	P4	4 to 4095	Set value																																																																																				
DVS	SNS	Input	Operation frequency range																																																																																					
1	*	FMIN	10 to 160MHz																																																																																					
0	1	AMIN	2 to 40MHz																																																																																					
0	0	AMIN	0.5 to 10MHz																																																																																					
(2)	Reference divider data R0 to R3	<ul style="list-style-type: none"> Data to select the reference frequency. <table border="1"> <thead> <tr> <th>R3</th><th>R2</th><th>R1</th><th>R0</th><th>Reference frequency</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>25kHz</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>25kHz</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>25kHz</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>25kHz</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>12.5kHz</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>6.25kHz</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>3.125kHz</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>3.125kHz</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>5kHz</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>5kHz</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>5kHz</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1kHz</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>3kHz</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>15kHz</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>PLL INHIBIT+X'tal OSC STOP</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>PLL INHIBIT</td></tr> </tbody> </table> <p>* PLL INHIBIT</p> <ul style="list-style-type: none"> Programmable divider and IF counter blocks stop, FMIN, AMIN, and IFIN inputs enter the pull-down state (GND), and the charge pump has high impedance. 	R3	R2	R1	R0	Reference frequency	0	0	0	0	25kHz	0	0	0	1	25kHz	0	0	1	0	25kHz	0	0	1	1	25kHz	0	1	0	0	12.5kHz	0	1	0	1	6.25kHz	0	1	1	0	3.125kHz	0	1	1	1	3.125kHz	1	0	0	0	5kHz	1	0	0	1	5kHz	1	0	1	0	5kHz	1	0	1	1	1kHz	1	1	0	0	3kHz	1	1	0	1	15kHz	1	1	1	0	PLL INHIBIT+X'tal OSC STOP	1	1	1	1	PLL INHIBIT	
R3	R2	R1	R0	Reference frequency																																																																																				
0	0	0	0	25kHz																																																																																				
0	0	0	1	25kHz																																																																																				
0	0	1	0	25kHz																																																																																				
0	0	1	1	25kHz																																																																																				
0	1	0	0	12.5kHz																																																																																				
0	1	0	1	6.25kHz																																																																																				
0	1	1	0	3.125kHz																																																																																				
0	1	1	1	3.125kHz																																																																																				
1	0	0	0	5kHz																																																																																				
1	0	0	1	5kHz																																																																																				
1	0	1	0	5kHz																																																																																				
1	0	1	1	1kHz																																																																																				
1	1	0	0	3kHz																																																																																				
1	1	0	1	15kHz																																																																																				
1	1	1	0	PLL INHIBIT+X'tal OSC STOP																																																																																				
1	1	1	1	PLL INHIBIT																																																																																				
(3)	IF counter control data CTE GT0, GT1	<ul style="list-style-type: none"> IF counter measurement start data CTE = 1 : Count start = 0 : Count reset Determines the universal counter measurement time. <table border="1"> <thead> <tr> <th>GT1</th><th>GT0</th><th>Measurement time</th><th>Wait time</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>4ms</td><td>3 to 4ms</td></tr> <tr><td>0</td><td>1</td><td>8ms</td><td>3 to 4ms</td></tr> <tr><td>1</td><td>0</td><td>16ms</td><td>3 to 4ms</td></tr> <tr><td>1</td><td>1</td><td>32ms</td><td>3 to 4ms</td></tr> </tbody> </table>	GT1	GT0	Measurement time	Wait time	0	0	4ms	3 to 4ms	0	1	8ms	3 to 4ms	1	0	16ms	3 to 4ms	1	1	32ms	3 to 4ms	IFS																																																																	
GT1	GT0	Measurement time	Wait time																																																																																					
0	0	4ms	3 to 4ms																																																																																					
0	1	8ms	3 to 4ms																																																																																					
1	0	16ms	3 to 4ms																																																																																					
1	1	32ms	3 to 4ms																																																																																					
(4)	MUTE IF count output SD time constant changeover control data IFSW	<ul style="list-style-type: none"> Data to determine the output of the output port IFSW, controlling the MUTE function, IF count output (*1), and SD time constant changeover circuit (*2). "Data" = 0 : MUTE, IF count output, SD time constant changeover circuit-OFF (during normal reception) 1 : MUTE, IF count output, SD time constant changeover circuit-ON (during search of the desired station) <p>*1 : IF counter buffer output entered in the IF counter circuit of the PLL logic block</p> <p>*2 : The rise time of AM-AGC voltage is shortened through rapid charge to the pin-25 external capacity when IFSW has been set to 1.</p>																																																																																						
(5)	FM/AM BAND switch control data BDSW	<ul style="list-style-type: none"> Data to determine the output of the output port BDSW, controlling switching of BAND. <p>"Data" = 0 : AM 1 : FM</p>																																																																																						

Continued on next page.

LV23015T

Continued from preceding page.

No.	Control/data	Description	Related data																																				
(6)	DO pin control data DOC0 DOC1 DOC2	<ul style="list-style-type: none"> Data to determine the output of the DO pin. <table border="1"> <thead> <tr> <th>DOC2</th><th>DOC1</th><th>DOC0</th><th>DO pin state</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>Open</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>Low detection of unlock</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>end-UC (See below)</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>Open</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td>Open</td></tr> <tr> <td>1</td><td>0</td><td>1</td><td>Low at SD ON</td></tr> <tr> <td>1</td><td>1</td><td>0</td><td>Low at stereo</td></tr> <tr> <td>1</td><td>1</td><td>1</td><td>Open</td></tr> </tbody> </table> <ul style="list-style-type: none"> Open selected with power ON reset * IF counter measurement end check <p>(1) DO pin open automatically when end-UC is set and the IF counter starts (CTE = 0→1). (2) DO pin becomes low, enabling check of the counter end when the IF counter measurement is over. (3) DO pin open with serial data input/output (CE pin : Hi) Note) DO pin open regardless of the DO pin control data (DOC0 to 2) during data input period (IN1 and IN2 modes CE-Hi period). The DO pin state allows output of the content of internal DO serial data in synchronization with CL regardless of the DO pin control data (DOC0 to 2) during data input period (OUT mode CE : Hi period).</p>	DOC2	DOC1	DOC0	DO pin state	0	0	0	Open	0	0	1	Low detection of unlock	0	1	0	end-UC (See below)	0	1	1	Open	1	0	0	Open	1	0	1	Low at SD ON	1	1	0	Low at stereo	1	1	1	Open	UL0, UL1 CTE
DOC2	DOC1	DOC0	DO pin state																																				
0	0	0	Open																																				
0	0	1	Low detection of unlock																																				
0	1	0	end-UC (See below)																																				
0	1	1	Open																																				
1	0	0	Open																																				
1	0	1	Low at SD ON																																				
1	1	0	Low at stereo																																				
1	1	1	Open																																				
(7)	Unlock detection data UL0, UL1	<ul style="list-style-type: none"> Data to select the phase error (ϕE) detection width to determine if PLL is locked. Unlock is determined when the phase error exceeding the detection width occurs. <table border="1"> <thead> <tr> <th>UL1</th><th>UL0</th><th>ϕE Detection width</th><th>Detection output</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>Stop</td><td>Open</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>ϕE output directly</td></tr> <tr> <td>1</td><td>*</td><td>$\pm 6.67\mu s$</td><td>ϕE extended by 1 to 2ms</td></tr> </tbody> </table> <p>(* : don't care)</p> <p>* unlock : DO pin becomes Low and the serial data output becomes UL = 0.</p>	UL1	UL0	ϕE Detection width	Detection output	0	0	Stop	Open	0	1	0	ϕE output directly	1	*	$\pm 6.67\mu s$	ϕE extended by 1 to 2ms	DOC0 DOC1 DOC2																				
UL1	UL0	ϕE Detection width	Detection output																																				
0	0	Stop	Open																																				
0	1	0	ϕE output directly																																				
1	*	$\pm 6.67\mu s$	ϕE extended by 1 to 2ms																																				
(8)	Phase comparator control data DZ0, DZ1	<ul style="list-style-type: none"> Data to control the dead band of phase comparator. <table border="1"> <thead> <tr> <th>DZ1</th><th>DZ0</th><th>Deadband mode</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>DZA</td></tr> <tr> <td>0</td><td>1</td><td>DZB</td></tr> <tr> <td>1</td><td>0</td><td>DZC</td></tr> <tr> <td>1</td><td>1</td><td>DZD</td></tr> </tbody> </table> <p>Dead band : DZA < DZB < DZC < DZD</p>	DZ1	DZ0	Deadband mode	0	0	DZA	0	1	DZB	1	0	DZC	1	1	DZD																						
DZ1	DZ0	Deadband mode																																					
0	0	DZA																																					
0	1	DZB																																					
1	0	DZC																																					
1	1	DZD																																					
(9)	Output port data <u>BO1</u>	<ul style="list-style-type: none"> Data to determine the output of output ports <u>BO1</u> <p>"Data" = 0 : OPEN 1 : Low</p>																																					
(10)	Charge pump control data DLC	<ul style="list-style-type: none"> Data for forced control of the charge pump output <table border="1"> <thead> <tr> <th>DLC</th><th>Charge pump output</th></tr> </thead> <tbody> <tr> <td>0</td><td>Normal operation</td></tr> <tr> <td>1</td><td>Forced Low</td></tr> </tbody> </table> <p>When the VCO control voltage (Vtune) develops dead lock because of stop of oscillation of VCO at 0V, set the charge pump output to LOW and Vtune to V_{CC} to escape the dead lock. (Dead lock clear circuit)</p>	DLC	Charge pump output	0	Normal operation	1	Forced Low																															
DLC	Charge pump output																																						
0	Normal operation																																						
1	Forced Low																																						
(11)	IFS	<ul style="list-style-type: none"> Normally, set data = 1. Setting the data = 0 causes worsening of the input sensitivity, resulting in decrease of the sensitivity by about 10 to 30mVrms. 																																					
(12)	LSI test data TEST0 to 2	<ul style="list-style-type: none"> LSI test data <table border="1"> <tr> <td>TEST0</td><td></td></tr> <tr> <td>TEST1</td><td>All to be set to "0"</td></tr> <tr> <td>TEST2</td><td></td></tr> </table> <p>All set to 0 for power ON reset</p>	TEST0		TEST1	All to be set to "0"	TEST2																																
TEST0																																							
TEST1	All to be set to "0"																																						
TEST2																																							
(13)	DNC	<ul style="list-style-type: none"> Set data = 0. 																																					


Continued on next page.

Continued from preceding page.

No.	Control block data	Description	Related data
(14)	Forced monaural control data STSW	<ul style="list-style-type: none"> Data to determine the output of the output port STSW, controlling the forced monaural stereo function "Data" = 0 : MONO 1 : STEREO 	
(15) (16)	SD sensitivity adjustment data SDC0 SDC1	<ul style="list-style-type: none"> Data to determine the output of output ports SDC0 and SDC1, setting the SD sensitivity "Data" = SDC0 : 0, SDC1 : 0 → SD sensitivity = 50dBμV (Typ) SDC0 : 0, SDC1 : 1 → SD sensitivity = 53dBμV (Typ) SDC0 : 1, SDC1 : 0 → SD sensitivity = 59dBμV (Typ) SDC0 : 1, SDC1 : 1 → SD sensitivity = 64dBμV (Typ) 	

Composition of the DO control data (serial data output)

(1) OUT mode




Description of DO output data

No.	Control/data	Description	Related data
(1)	Stereo indicator SD indicator Control data STIND, SDIND	<ul style="list-style-type: none"> Data latching stereo indicator and SI indicator states. Latch made at a time of the data output mode (OUT mode). STIND←Stereo indicator state 0 : ST ON, 1 : ST OFF SDIND←SD indicator state 0 : SD ON, 1 : SD OFF 	
(2)	PLL unlock data UL	<ul style="list-style-type: none"> Data latching the content of the unlock detection circuit UL←0 : At unlock 1 : At lock or detection stop mode 	UL0 UL1
(3)	IF counter Binary counter C19 to C0	<ul style="list-style-type: none"> Data latching the content of IF counter (20 bit binary counter) C19←MSB of binary counter C0 ←LSB of binary counter 	CTE GT0 GT1


LV23015T

Serial data input (IN1/IN2) tSU, tHD, tEL, tES, tEH $\geq 0.75\mu s$ tLC < $0.75\mu s$

(1) CL : normal Hi




(2) CL : normal Low




Serial data output (OUT) tSU, tHD, tEL, tES, tEH $\geq 0.75\mu s$ tDC, tDH < $0.35\mu s$

(1) CL : normal Hi




(2) CL : normal Low




Note : The DO pin is an Nch open drain pin, so that the data change time (tDC, tDH) changes depending on the pull-up resistance and substrate capacity.

Serial data timing



<< CL stopped at "L" level >>




<< CL stopped at "H" level >>

Parameter	Symbol	Pin	Conditions	Min	Typ	Max	Unit
Data setup time	tSU	DI, CL		0.75			μs
Data hold time	tHD	DI, CL		0.75			μs
Clock L level time	tCL	CL		0.75			μs
Clock H level time	tCH	CL		0.75			μs
CE wait time	tEL	CE, CL		0.75			μs
CE setup time	tES	CE, CL		0.75			μs
CE hold time	tEH	CE, CL		0.75			μs
Data latch change time	tLC					0.75	μs
Data output time	tDC	DO, CL	Varies depending on the pull-up resistance and substrate capacity			0.35	μs
	tDH	DO, CE					


Block Diagram

LV23015T










Test Circuit

LV23015T



LV23015T










LV23014T Pin description and pin voltage ($V_{CC} = 5.0V$, $+B = 9.0V$)

No.	Pin name	Pin description	No input voltage (V)		Internal equivalent circuit
			AM	FM	
1	AM RF input	Connect the AM ANT coil between this pin and pin 2 (Vreg1).	Vreg1	Vreg1	
2	REG1	Reference voltage of AM/FM, IF/MPX block	2.2	2.2	
3	FM MIX output	$R_{out} = 270\Omega$	(2/3) V_{CC} -0.5	(2/3) V_{CC} -0.7	
4	GND1	GND of AM/FM, IF/MPX block	0	0	
5	AM MIX output	Connect the AM MIX coil between this pin and pin 6 (V_{CC} voltage).	V_{CC}	V_{CC}	
6	V_{CC1}	V_{CC} of AM/FM, IF/MPX block	5.0	5.0	
7	AM IF input	$R_{in} = 2k\Omega$	Vreg1	Vreg1	
8	FM IF input	$R_{in} = 330\Omega$	Vreg1	Vreg1	
9	Pilot filter	$R = 10k\Omega$	V_{CC-1}	V_{CC-1}	

Continued on next page.

LV23015T










Continued from preceding page.

No.	Pin name	Pin description	No input voltage (V)		Internal equivalent circuit
			AM	FM	
10	Phase comparator filter	$R = 10\text{k}\Omega$	V _{CC-1}	V _{CC-1}	
11	FM DET	Connect the FM DET coil between this pin and pin 6 (V _{CC} voltage). Recommended detection coil : 600BNAS-10963Z by TOKO.	V _{CC}	V _{CC}	
12	L output	Resistance 2.2k Ω for output level adjustments is connected between pin 12/13 and +B (+9V).	6.0	6.0	
13	R output	$R = 600\Omega$	6.0	6.0	
14	SD IND	SD indicator Active low output. $R = 30\text{k}\Omega$	V _{reg2}	V _{reg2}	
15	CE	Chip enable port At changeover from "L" to "H" address latching. At changeover from "H" to "L" data latching.			
16	DI	Serial data input port Sets data in synchronization with rise of data clock.			
17	CL	Data clock input port			
18	DO	Data output port Outputs various data in synchronization with fall of data clock in the out mode.			

Continued on next page.

LV23015T






Continued from preceding page.

No.	Pin name	Pin description	No input voltage (V)		Internal equivalent circuit
			AM	FM	
19	XIN	Clock for internal reference Connect 75kHz crystal oscillator.			
20	XOUT				
21	VREG2	Reference voltage of PLL block	3.0	3.0	
22	MPX input	$R_{in} = 20k\Omega$	Vreg1	Vreg1	
23	FM detection output	The separation can be adjusted with an external capacitor connected between this pin and GND. $R_{out} = 3.3k\Omega$	0.8	Vreg1	
24	AM detection output	AM low frequency characteristic can be adjusted with an external capacitor connected between this pin and GND. $R_{out} = 5.0k\Omega$	2.0	0	
25	AM AGC output	$R = 13.8k\Omega$	0.8	0	
26	FM S-meter output and FM SD adjust	The FMSD sensitivity can be adjusted with an external resistor connected between this pin and GND. $R = 14.0k\Omega$	0	0.8	
27	AIN	Nch MOS transistor for PLL active low pass filter.			
28	AOUT				

Continued on next page.


LV23015T

Continued from preceding page.

No.	Pin name	Pin description	No input voltage (V)		Internal equivalent circuit
			AM	FM	
29	BO1	General purpose output port			
30	AM OSC	AM OSC circuit with ALC AM OSC coil used between pins 31 and 6 (VCC voltage).	V _{CC}	V _{CC}	
31	FM OSC	R = 10kΩ C1 = 10pF C2 = 20pF	V _{CC}	4.95	
32	V _{CC2}	V _{CC} of FM FE block	5.0	5.0	
33	FM RF output	FM RF coil used between pins 33 and 32 (VCC voltage).	V _{CC}	V _{CC}	
34	FM bypass	The capacity of 1000pF is connected between pins 34 and 35 (GND).	0	1.6	
35	FM RF input	Rin = 1.5kΩ	0	0.9	
35	GND2	GND of FM FE block	0	0	

Application Circuit

LV23015T



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.