Bi-CMOS IC

FM transmitter IC with Stereo Modulation, Auto Sleep Function



http://onsemi.com

Overview

The LV2285VB is IC for FM transmitter. This IC is chiefly composed of the following block. MPX block for stereo modulation, RFVCO block for FM modulation, and PLL block for RF output frequency. At the result, this IC achieves FM transmitter with low power consumption by 1chip.

Additionally, the auto sleep function is installed. This function automatically switches the standby and active according to the state of the audio input. It is possible to achieve a more dynamic electric power reduction as a result.

Feature

- The function necessary for FM transmission has been integrated into 1chip.
- The best low current consumption operation for portable application
- The auto sleep function to reduce more dynamic current consumption
- General I²C I/F and, Our original audio control I/F is installed

Functions

- Audio: Stereo modulation using pilot tone system, Audio attenuation
- RF: VCO, programmable gain driver amplifier
- PLL: 70MHz to 110MHz 100kHz step
- Bus control: I²C I/F, Audio control I/F
- Regulator: 2.8V LDO regulator, Auto sleep function

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	I Conditions Ratin		Unit
Maximum supply voltage	V _{CC} max	Pin 6	7.0	V
Maximum input voltage	Vin max		Vcc + 0.3	V
Minimum input voltage	Vin min		-0.3	V
Allowable power dissipation	Pd max	Ta ≤ 85°C, Mounted on a specified board.*	500	mW
Operating temperature	Topr		-10 to 85	°C
Storage temperature	Tstg		-55 to 150	°C

 $^{^{\}star}$ Specified board: 114.3mm \times 76.1mm \times 1.6mm, glass epoxy board.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended Supply voltage	V _{CC}	Pin 6	3.3	V
Operating supply voltage	V _{CC} op	Pin 6	2.8 to 5.5	V

$\textbf{Electrical Characteristics} \ at \ Ta = 25^{\circ}C, \ V_{CC} = 3.3V, \ L/R \ input = 1 \ kHz, \ 425 \ mVrms, \ I^2C \ bits = Initial$


	1	7 CC 7 1 7				1
Parameter	Symbol	Conditions		Ratings		Unit
			min	typ	max	
Circuit current	Icc	Pin 6 (No signal)		8	10	mA
Standby current	ISTB	Pin 6 (No signal, I ² C"EN"="0")		40	60	μΑ
Audio and MPX Block		<u>, </u>				
Minimum audio input	V _A MIN	Pin 1 and 24 input	30			mVrms
Maximum audio input	V _A MAX	Pin 1 and 24 input			900	mVrms
Audio input frequency	FAF	Pin 1 and 24 input	20		15k	Hz
Channel separation	SEP	Pin 7, composite output, L>R, R>L	20	40		dB
Channel balance	СВ	Pin 7, composite output	-2	0	+2	dB
Total harmonic distortion	THD	Pin 7, composite output		0.1	0.3	%
Pilot tone output level	PMOD	I ² C bits "ST"="1", "PILOT"="1"	0.5	0.85	1.2	mVpp
Composite output level	MPXOUT		2.9	3.8	4.6	mVrms
Audio mute	MUTE	I ² C bit "MUTE"="1"	30	35		dB
Audio attenuation step	ATT(1)	ATT[2:0] = "111" - "110"		2.3		dB
	ATT(2)	ATT[2:0] = "110" - "101"		2.2		dB
	ATT(3)	ATT[2:0] = "101" - "100"		2.8		dB
	ATT(4)	ATT[2:0] = "100" - "011"		2.3		dB
	ATT(5)	ATT[2:0] = "011" - "010"		4.3		dB
	ATT(6)	ATT[2:0] = "010" - "001"		3.3		dB
	ATT(7)	ATT[2:0] = "001" - "000"		1.6		dB
Crystal Oscillator Frequency(1)	FXOSC(1)	Pin 21 and Pin22		76		kHz
Audio control Block						
Audio Control Frequency	FCONT	Pin 2 and 23 input		7.5		kHz
Audio Control input	V _{CONT}	Pin 2 and 23 input		1.2		Vp-p
Auto sleep Block				•		•
Turn-off time T _{OFF}		The time from no signal to turn-off. If the V_{CC} voltage is supplied, LV2285VB maintains I^2C data. Ctc (Pin 20) = $2.2\mu F$	45	70	300	sec
PLL Block				•		•
I ² C input "High" voltage	V _H		0.8V _{CC}		V _{CC} +0.3	V
I ² C input "Low" voltage	V_L		-0.3		0.2V _{CC}	V
RF input frequency	FPLL	Step = 100kHz, See table 2	70		110	MHz
Crystal Oscillator frequency	FXOSC(2)	Pin 16		16	-	MHz
External Clock Frequency	FEXT	External clock injection to Pin 16 instead of 16MHz crystal oscillation. When the LSI is standby mode, external clock should be stop.	1		24	MHz
CP output current	I _{CP}	CP voltage = 1.4V		30		μΑ
RF Block				•		•
RFoutput	RFOUT	f = 98MHz, RF[2:0] = "011", Pin 12 output	109	112	115	dΒμV
RF output adjustment step	RFSTEP	RF[2:0] = "000" to "111", totally 8 steps.	0.3	0.9	1.4	dB
RF frequency	F _{RF}	100kHz step	70		110	MHz
I ² C Block	•		<u></u>			
I ² C input switch	I2CSW *	Input to Pin 2/23 : Audio control I/F	-0.3		0.2V _{CC}	V
		Input to Pin 17/18: I ² C I/F	0.8V _{CC}		V _{CC} +0.3	V

^{*} Use case (I²C I/F) : Please set Pin 19 = High.


Package Dimensions

unit: mm (typ)


3287



Pin Assignment



Block Diagram and Application Circuit Example



Pin Function

Pin No.	Pin name	DC voltage (V)	Function	Equivalent circuit
1	L-INPUT	0	Left channel input. If audio source DC voltage is not 0V, AC coupling capacitance is required. Pre-emphasis capacitance and resistance should be required.	6 4 1 (24) (24) (24) (3) (3) (3) (4) (3) (4) (5)
2	L-CONT	1.2	Data input pin for Audio control. External coupling capacitance is required.	6 2 (23) 3 5 5
3	GND	0		
4	MPX+B	2.8	LDO regulator output. External decoupling capacitance is required.	6 4 5
5	GND	0		
6	V _{CC}	3.3		
7	COMPOSITE OUT		Stereo modulated output.	9.4kΩ 7 5.1kΩ 5
8	CP OUT		Charge pump current output.	6 4 30µА 8 9
9	GND	0		

Continued on next page.

Continued from preceding page.

	from preceding p	1		
Pin No.	Pin name	DC voltage (V)	Function	Equivalent circuit
10	VCO	2.2	Transistor BASE pin for Colpitz oscillator.	
11	RF+B	2.8	LDO regulator output for RF blocks.	(a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
12	RF OUT	2.8	Collector output. Inductance should be connected Between pin 11 and pin 12 for getting resonant frequency and making pin 12 DC bias 2.8V.	6 11 20Ω π/π
13	GND	0		
14	PLL+B	2.8	LDO regulator output for digital blocks.	(a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
15	GND	0		
16	XTAL		16MHz crystal is needed for PLL reference frequency. If external clock is injected to pin 16. Frequency should be from 1MHz to 24MHz and N(integer) × 200kHz.	
17	SCL		I ² C clock input.	$\begin{array}{c} 6 \\ \hline 10 \text{k}\Omega \\ \hline \end{array}$ CMOS Logic Inpit

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	DC voltage (V)	Function	Equivalent circuit
18	SDA		I ² C data input.	6 18 W → CMOS Logic Inpit
19	I2CSW		The change switch of the I^2C data input pin. When Pin 19 = GND case, Audio control I/F is selected (Pin 2/23). In one side, when Pin 19 = V_{CC} case, I^2C I/F is selected (Pin 17/18).	$ \begin{array}{c} 6 \\ \hline 10 \text{k}\Omega \\ \hline 19 \\ \hline 15 \end{array} $ CMOS Logic Inpit
20	TC	2.8	Connect capacitance. Turn-off time is in proportion to this capacity value.	6
21	76k OSC OUT	2.0	For stereo modulator pilot signal and sub carrier. 76kHz crystal should be connected between Pin 21 and Pin 22.	6 14 20 1kΩ 20 1kΩ
22	76k OSC IN	0.7	See pin 21.	See pin 21.
23	R-CONT	1.2	Clock Input for Audio Control. See Pin 2	See pin 2.
24	R-INPUT	0	See pin 1.	See pin 1.

I²C Bus Definition

Table $1:I^2C$ Register map

Nama	B	Bit								4014
Name	Byte	MSB *1							LSB	ACK
Address Dide		AD7	AD6	AD5	AD4	AD3	AD2	AD1	R/W	
Address Byte	I	1	1	0	1	0	0	0	0	Α
Control Duto 1	2	P10	P9	P8	P7	P6	P5	P4	P3	^
Control Byte 1		0	1	1	1	1	0	1	0	Α
Control Dido O		P2	P1	P0	RES2	ST	PILOT	EN	MUTE	
Control Byte 2	3	1	0	0	0	1	1	0	0	Α
Control Distance	4	RES1	RES0	RF2	RF1	RF0	ATT2	ATT1	ATT0	
Control Byte 3	4	*2	*2	0	1	1	0	1	0	Α
0	_	R6	R5	R4	R3	R2	R1	R0	TEST	
Control Byte 4	5	1	0	1	0	0	0	0	0	Α


^{*1 :} MSB is transmitted first.


Table 2 : I^2C Register map description

Bit	Name	Initial	Description
AD[7:0]	Address bit	1101 000	LV2285VB I ² C 7bit address
R/W	Read / Write	0	Write mode only
A	Acknowledge		
P[10:0]	Programmable counter	0111 1010 100	11bit Programmable counter.
			RF frequency= $(P10 \times 2^{10} + P9 \times 2^{9} + \cdots P1 \times 2^{1} + P0) \times 100 \text{kHz}$
RES2	Reserved bit	0	
ST	MONO / Stereo	1 (stereo)	Stereo modulation control.
			"ST"="0" Monaural mode, "ST"="1": Stereo mode.
PILOT	Pilot tone output	1	Pilot signal control.
			"PILOT"="0": No pilot, "PILOT"="1": with Pilot
EN	Enable	0 (Standby)	Internal LDO control.
			"EN"="1" : Active, "EN"="0" : Standby
MUTE	Mute	0	Audio mute control.
			"MUTE"="1": Enable, "MUTE"="0": Disable
RES[1:0]	Reserved bits	00	
RF[2:0]	RF output adjustment	011	RF output level control.
			RF[2:0]="111" : Maximum, RF[2:0]="000" : Minimum
ATT[2:0]	Audio attenuator	010	This attenuator is used to adjust FM modulation level."111" is Minimum (0dB)."000"
			is Maximum (19dB). See Audio and MPX Block specification.
R[6:0]	Reference counter	1010 000	7bit reference counter. Reference frequency should be set 100kHz.
			{Crystal oscillator frequency(Pin 16)}/{(R6 \times 2 ⁶ + R5 \times 2 ⁵ ···+R1 \times 2 ¹ + R0) \times 2} = 100kHz
TEST	Reserved bit	0	

^{*2 :} Don't care

I²C Bus Operation





Time chart




Table 3: Timing specification


P	0		Ratings			
Parameter	Symbol	min	typ	max	unit	
SCL clock frequency	fSCL			100	kHz	
Bus free time between a STOP and START condition	tBUF	4.7			μs	
Hold time START condition	tHD;STA	4.0			μs	
Low period of the SCL clock	tLOW	4.7			μs	
High period of the SCL clock	tHIGH	4.0			μs	
Data hold time	tHD;DAT	0.0			μs	
Data set-up time	tSU;DAT	250			μs	
Rise time of both SDA and SCL signals	tR			1000	ns	
Fall time of both SDA and SCL signals	tF			300	ns	
Set-up time for STOP condition	tSU;STO	4.0			μs	

 I^2C Bus AC characteristics: Temp = 25°C, V_{CC} = 3.3V Note: I^2C Bus is registered trademark of the Philips Co..

Usage note

Stereo modulation

In generally, How to generate stereo modulating signals explain below figure 1. LV2285VB generate composite signal like below figure 2. And it is possible to control sub signals at register [ST]. Pilot signal is controlled at register [PILOT]






Figure 1

Figure 2

FM modulation

The LV2285VB have best performance of FM modulation at \pm 75kHzdev.

FM modulation level changes in proportion to composite output level (pin 7)


In LV2285VB composed of recommended parts, Table 1 is shown relationship that set ATT [2:0] value against audio input signal level.

Please refer to Table 1 to obtain better audio quality.

Table 1

Audio input signal level V.S ATT[2:0] setting					
Large attenuation	000	L , R input level = 780mVrms			
	001	L , R input level = 640mVrms			
	010	L , R input level = 425mVrms			
	011	L , R input level = 260mVrms			
	100	L , R input level = 190mVrms			
	101	L , R input level = 140mVrms			
	110	L , R input level = 110mVrms			
Small attenuation	111	L, R input level = 80mVrms			

AC Test Circuit



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa