# S1D15G00 Series

"Seiko Epson is neither licensed nor authorized to license its customers under one or more patents held by Motif Corporation to use this integrated circuit in the manufacture of liquid crystal display modules. Such license, however, may be obtained directly from MOTIF by writing to: Motif, Inc., c/o In Focus Systems, Inc., 27700A SW Parkway Avenue, Wilsonville, OR 97070-9215, Attention: Vice President Corporate Development."

 $\ensuremath{\mathbb C}$  Seiko Epson Corporation 2001, All rights reserved.

### Contents

1.	DESCRIPTION	1
2.	FEATURES	1
3.	BLOCK DIAGRAM	2
4.	PIN LAYOUT	3
5.	LIST OF DEVICE MODELS	3
6.	PIN COORDINATE	4
7.	PIN DESCRIPTION	6
8.	FUNCTIONAL DESCRIPTION 1	1
9.	COMMANDS	30
10.	ABSOLUTE MAXIMUM RATING	<del>1</del> 2
11.	ELECTRIC CHARACTERISTICS	13
12.	MPU INTERFACES (EXAMPLES FOR YOUR REFERENCE)	53
13.	PERIPHERAL CONNECTION EXAMPLES	58
14.		30
15.	CAUTIONS	51

### 1. DESCRIPTION

S1D15G00 series are the LCD drivers equipped with the liquid crystal drive power circuit to realize color display with one chip.

S1D15G00 can be directly connected to the MPU bus to store parallel or serial gray-scale display data from MPU on the built-in RAM and to generate liquid crystal drive signals independent from MPU. S1D15G00 generates 396 segment outputs and  $160^{*1}$  common outputs for driving liquid crystal. It incorporates the display RAM with capacity of  $396 \times 168 \times 4$  (16 grayscale). A single dot of pixel on the liquid crystal panel corresponds to 4 bits of the built-in RAM, enabling to display 132 (RGB) × 160 pixels with one chip.

Read or write operations from MPU to the display RAM can be performed without resorting to external actuating clock signals. S1D15G00 allows you to run the display system of high performance and handy equipment at the minimum power consumption thanks to its low-power liquid crystal drive power circuit and oscillation circuit.

\*1: The S1D15G00D10\*100 generates 300 segment outputs and 120 common outputs. It incorporates the display RAM with 300 × 168 × 4 capacity and displays 100 (RGB) × 120 pixels.

### 2. FEATURES

- Number of liquid crystal-drive outputs: 396 segment outputs and 160 common outputs.
- Low cross talk by frame rate modulation.
- 256 color from 4096-color display or full 4096-color display.

When 256 color from 4096-color display is selected: 8 gray-scale for red and green and 4 gray-scale for blue (intermediate tone is selected with the command). When 4096-color display is selected: 16 gray-scale for red, green and blue.

• Direct data display with display RAM (When the LCD is set to normally black) RAM bit Data "0000" ... OFF (Black) "1111" ...ON (Maximum RGB display)

(Normally black LCD, using "inverse display" command)

- Partial display function: You can save power by limiting the display space. This function is most suited for handy equipment in the standby mode.
- Display RAM :  $396 \times 168 \times 4 = 266,112$  bits.\*1
- \*1: The S1D15G00D10\*000 has RAM of  $300 \times 120 \times 4 = 144,000$  bits.
- MPU interface: S1D15G00 can be directly connected to both of the 8/16-bit parallel 80 and 68 series MPU. Two type serial interface are also available.
  - 3 pins serial : <u>CS</u>, SCL and SI (D/C + 8-bit data)
    4 pins serial : <u>CS</u>, SCL, SI and A0
- Abundant command functions: Area scroll function, automatic page & column increment function, display direction switching function and power circuit control function.
- Built-in liquid crystal drive power circuit: S1D15G00 is equipped the charge pump booster circuit, voltage follower circuit and electric volume control circuit.
- Oscillation circuit with built-in high precision CR (external clock signals acceptable)
- EEPROM interface functions
- Low current consumption  $500\mu A$  (Conditions: S1D15G00D01B100, VDD = VDDI = 3.0V, frame frequency 130Hz, V2 = 6.0V, all display RAM data is "0")
- Supply voltage Power for input/output system power: VDDI–GND=1.7V to 3.6V Power for internal circuit operation:

VDD-GND=2.6V to 3.6V


Reference power for booster circuit: VDD2–GND=2.6V to 3.6V

Power for liquid crystal drive:

V3-MV3=12.0V to 21.0V


- Wider operational range: -40°C to 85°C.
- Shipping from: Chip with gold bump. COF.
- Note that the radiation resistant design or light resistance design in strict sense is not employed for S1D15G00.

### 3. BLOCK DIAGRAM



а

### 4. PIN LAYOUT



### 5. LIST OF DEVICE MODELS

Model name	Die No.	Output count	V2 voltage control resistor External/Internal	Access to EEPROM	MPU RAM read	Frame frequency /built-in oscillation frequency
S1D15G00D00*100 (#)	D15G0D0B	Segment: 396 Common: 160	Internal only (voltage electronically	0	Unable to read	130 Hz /41.6 kHz
S1D15G00D05*100	D15G0D5B		controlled via electronic volume)		Read enabled	
S1D15G00D01*100 (#)	D15G0D1B		External only (voltage controlled	×	Unable to read	
S1D15G00D06*100	D15G0D6B		via VR pin resistance)		Read enabled	
S1D15G00D03*100 (#)	D15G0D3B		External only (voltage controlled	×	Unable to read	180 Hz /57.6 kHz
S1D15G00D08*100	D15G0D8B		via VR pin resistance)		Read enabled	
S1D15G00D10*100 (#)	D15G0DAB	Segment: 300 Common: 120	External only (voltage via VR pin resistance)	×	Unable to read	130 Hz /31.2 kHz

(Note)

For "unable to read" models in the above diagram, the MPU cannot read the RAM. If the RAM must be read, use "read enabled" models.

(#) : These models will be discontinued.

### 6. PIN COORDINATE

Unit: µm

1         NC         -1231         58         CAP1         -5671         -1188.5         115         GND *6         1669         -1188.5           3         Val.         -12011         60         GND2         -5551         116         Vol.         *6         116         Vol.         *6         1173         08         1789         *         118         50         1223         5         Val.         -11851         62         GND2         -5314         118         50         1223         123         2335         5         Val.         -11491         64         GND3         -60265         121         D12         2335         5         7         7         Val.         -11491         65         GND3         -4211         122         D13         2335         7	PAD No.	Pin Name	x	Y	PAD No.	Pin Name	x	Y	PAD No.	Pin Name	x	Y
3       Val.       -11971       60       GND2       -5446       117       D8       1769         4       Val.       -11851       62       GND2       -52361       118       D9       1923         5       Val.       -11731       63       GND2       -523605       120       D11       2231         7       Val.       -11611       64       GND3       -52605       121       D12       2385         8       Val.       -11491       66       GND3       -4821       122       D13       2339         9       Val.       -11011       66       GND3       -4821       122       D13       2339         10       Vit.       -11011       66       GND       -4501       126       Vob.       6       3001         12       Vit.       -10011       70       Vob.       -4291       128       WR       3365         15       Vcl.       -10531       73       Vob.       -3871       132       IF1       3709         17       Vcl.st.       -10211       76       030       -3376       131       IF1       3609         17       Vcl.st. <td< td=""><td></td><td></td><td></td><td>-1188.5</td><td></td><td></td><td></td><td>-1188.5</td><td></td><td>GND *6</td><td></td><td>-1188.5</td></td<>				-1188.5				-1188.5		GND *6		-1188.5
$  \begin{array}{ccccccccccccccccccccccccccccccccccc$												
5         Val.         -11731         62         GND2         -523605         119         D10         2077           6         Val.         -11731         63         GND2         -523605         121         D11         2231           7         Val.         -11611         64         GND3         -5026.05         121         D12         2335           8         Val.         -11371         66         GND3         -4921         122         D13         2339           9         Val.         -11311         66         GND3         -4921         122         D13         2339           10         Vit.         -11311         66         GND         -4711         124         D15         2847           11         Vit.         -10651         72         VD04         -4806         125         GND         *6         3001           12         Vit.         -10411         74         TESTG         -3976         131         IF1         300         VDD         *6         3709           18         Vct.st.         -10411         76         VDD         -3766         133         IF3         4017           20												
6 $\forall z_L$ -11611       63       GND2       -513.05       120       D11       2231         7 $\forall z_L$ -11491       66       GND3       -4921       122       D13       2539         9 $\forall z_L$ -11371       66       GND3       -4816       123       D14       2993         10       ViL       -11131       66       GND       -4616       122       D13       2539         11       ViL       -11131       66       GND       -4606       125       GND *6       3001         12       ViL       -11081       70       VDD3       -4396       127       RD       3355         13       ViL       -10651       72       VD4       -4081       130       VD01 *6       3609         14       VcL       -10651       73       VD4       -4081       130       VD01 *6       3609         17       VcL       -10411       74       TESTG       3976       131       IF1       3709         18       VcL       -10531       77       VD0       -3661       133       KD0       *6       471         17       VcL												
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
											-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
14VcL-1077171VDD3-4291128W/R335515VcL-1053172VDD4-4186129GND *6350916VcL-1053173VDD4-4081130VDD1 *6360917VcL-1041174TESTG-3976131IF1370918VcLsL-1021176VDD-3876133IF2386319VcLsL-1071176VDD-3366134GND *6417120VcLsL-993178VDD1-3456135VDD1 *6427121VcLsL-993178VDD1-3456135VDD1 *6427122MV1L-967181FR-3235138MS467925MV1L-957181FR-3235138MS467926MV3L-921184F2-2773141GND 504327MV3L-921184F2-2773141GND 523.0530TESTA-897186CA-2465143GND 558.0531TESTC-877188SLP-2157145GND 558.0532TESTF-845191CLOCK-1695148GND 558.0533TESTF-845191CLOCK-1695148GND 558.0534TESTF-845191CLOCK-1695148GND 558.0												
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	18	VCLSL	-10291		75	Vdd	-3871		132	IF2	3863	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	19	VCLSL			76	Vdd	-3766					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
31TESTC $-8771$ 88 $\overline{SLP}$ $-2157$ 145 $GND4$ $5463.05$ 32TESTD $-8671$ 89 $SDA$ $-2003$ 146 $GND4$ $5568.05$ 33TESTE $-8571$ 90 $RESET$ $-1849$ 147 $GND4$ $5673.05$ 34TESTF $-8451$ 91 $CLOCK$ $-1695$ 148 $GND4$ $5673.05$ 35TESTF $-8336$ 92TEST1 $-1541$ 149 $GND4$ $583.05$ 36TESTF $-8106$ 94 $VDD1$ $66$ $-1387$ 150 $VDD$ $5988.05$ 37TESTF $-8106$ 94 $VDD1$ $66$ $-1287$ 151 $VDD$ $6093.05$ 38TESTF $-7991$ 95 $CL$ $-1187$ 152 $VDD5$ $6198.05$ 39CAP2+ $-7756$ 97GND $*6$ $-879$ 154 $VDD2$ $6446.05$ 41CAP2+ $-7641$ 98 $VDD1$ $*6$ $-779$ 155 $VDD2$ $6551.05$ 42CAP2+ $-7291$ 101GND $*6$ $-371$ 158 $VDD2$ $6866.05$ 43CAP2- $-7291$ 101GND $*6$ $-371$ 158 $VDD2$ $6971.05$ 44CAP2- $-7291$ 101GND $*6$ $137$ 160CAP4+ $7228.05$ 45CAP2- $-6946$ 104SI $-17$ 161CAP4+ $7228.05$ 46CAP2- $-6946$ 107D0 $337$ <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>												
32       TESTD       -8671       89       SDA       -2003       146       GND4       5568.05         33       TESTE       -8571       90       RESET       -1849       147       GND4       5673.05         34       TESTF       -8336       92       TEST1       -1541       149       GND4       578.05         35       TESTF       -8336       92       TEST1       -1541       149       GND4       5883.05         36       TESTF       -8106       94       VDD1*6       -1287       150       VDD       6093.05         38       TESTF       -7991       95       CL       -1187       152       VDD5       6198.05         39       CAP2+       -7756       97       GND *6       -879       154       VDD2       6551.05         41       CAP2+       -7641       98       VDD1*6       -779       155       VDD2       6566.05         42       CAP2+       -7711       100       A0       -525       157       VDD2       6661.05         44       CAP2-       -7291       101       GND *6       -371       158       VDD2       686.05         45												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
34       TESTF       -8451       91       CLOCK       -1695       148       GND4       5778.05         35       TESTF       -8336       92       TEST1       -1541       149       GND4       588.05         36       TESTF       -8221       93       GND *6       -1387       150       VDD       5988.05         37       TESTF       -8106       94       VDI *6       -1287       151       VDD       6093.05         38       TESTF       -7991       95       CL       -1187       152       VDD       6198.05         39       CAP2+       -7871       96       CLS       -1033       153       VDD       6303.05         40       CAP2+       -7756       97       GND *6       -879       154       VDD2       6446.05         41       CAP2+       -7641       98       VDD1 *6       -779       155       VDD2       6650.05         42       CAP2+       -7291       101       GND *6       -371       158       VDD2       6866.05         43       CAP2-       -7061       102       VDD1 *6       -271       159       VDD2       6971.05         46												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-7991		95						6198.05	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	39	CAP2+	-7871		96	CLS	-1033		153	Vdd5		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	40	CAP2+	-7756		97	GND *6	-879		154	Vdd2	6446.05	
43       CAP2+       -7411       100       A0       -525       157       VDD2       6761.05         44       CAP2-       -7291       101       GND *6       -371       158       VDD2       6866.05         45       CAP2-       -7061       102       VDD1 *6       -271       159       VDD2       6971.05         46       CAP2-       -6946       103       SCL       -171       160       CAP4+       713.05         47       CAP2-       -6831       105       GND *6       137       161       CAP4+       728.05         48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDD1 *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05       5												
44       CAP2-       -7291       101       GND *6       -371       158       VDD2       6866.05         45       CAP2-       -7176       102       VDD1 *6       -271       159       VDD2       6971.05         46       CAP2-       -7061       103       SCL       -171       160       CAP4+       7113.05         47       CAP2-       -6946       104       SI       -17       161       CAP4+       728.05         48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7923.05       54         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05       55												
45       CAP2-       -7176       102       VDDI *6       -271       159       VDD2       6971.05         46       CAP2-       -7061       103       SCL       -171       160       CAP4+       713.05         47       CAP2-       -6946       104       SI       -17       161       CAP4+       7228.05         48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05       5         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05       169       CA												
46       CAP2-       -7061       103       SCL       -171       160       CAP4+       7113.05         47       CAP2-       -6946       104       SI       -17       161       CAP4+       7228.05         48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05       169         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05       170       CAP5												
47       CAP2-       -6946       104       SI       -17       161       CAP4+       7228.05         48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1-       -6131       111       D4       953       167       CAP4-       7923.05         54       CAP1-       -6016       112       D5       1107       169       CAP4-       8038.05       169         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05       170												
48       CAP2-       -6831       105       GND *6       137       162       CAP4+       7343.05         49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05       169         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05       170												
49       CAP1+       -6711       106       VDDI *6       237       163       CAP4+       7458.05         50       CAP1+       -6596       107       D0       337       164       CAP4+       7458.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05										-		
50       CAP1+       -6596       107       D0       337       164       CAP4+       7573.05         51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
51       CAP1+       -6481       108       D1       491       165       CAP4-       7693.05         52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
52       CAP1+       -6366       109       D2       645       166       CAP4-       7808.05         53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
53       CAP1+       -6251       110       D3       799       167       CAP4-       7923.05         54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
54       CAP1-       -6131       111       D4       953       168       CAP4-       8038.05         55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
55       CAP1-       -6016       112       D5       1107       169       CAP4-       8153.05         56       CAP1-       -5901       113       D6       1261       170       CAP5+       8273.05												
56 CAP15901 113 D6 1261 170 CAP5+ 8273.05												
	57	CAP1-	-5786	↓	114	D7	1415	<b>▼</b>	171	CAP5+	8388.05	↓

PAD No.	Pin Name	X	Y
172	CAP5+	8503.05	-1188.5
173	CAP5+	8618.05	
174	CAP5+	8733.05	
175	CAP5–	8853	
176	CAP5–	8968	
177	CAP5–	9083	
178	CAP5–	9198	
179	CAP5–	9313	
180	МVзr	9433	
181	МVзr	9553	▼

PAD No.	Pin Name	х	Y
182	MVзr	9673	-1188.5
183	MV1r	9793	
184	MV1r	9913	
185	MV1r	10033	
186	MV1r	10152.9	
187	VCLSR/VR*7	10273	
188	Vcr	10393	
189	Vcr	10513	
190	Vcr	10633	
191	VCR	10753	▼

,
38.5
,

### Models other than the S1D15G00D10\*000

				ιг	
PAD	Pin	х	Y		PAD
No.	Name	^	T		No.
201	V3R	11953	-1188.5		287
202	V3R	12073			288 to
203	NC	12193			299
204	NC	12313	▼		300
205	NC	12327	1177		301
206	NC	12285			302
207	COM1	12243			303
208	COM2	12201			to
209	COM3	*1			694
to	to				695
284	COM78	9009			696
285	COM79	8967			697
286	COM80	8925	★		

#### Х Υ No. Name 8883 287 NC 1177 88 to NC \*2 299 300 NC 8337 301 SEG396 8295 302 SEG395 8253 303 SEG394 \*3 to to 694 SEG3 -8211 SEG2 695 -8253 696 SEG1 -8295 697 NC -8337

Pin

### Unit: µm

Unit: µm

PAD No.	Pin Name	х	Y
698 to 709	NC	*4	1177 
710	NC	-8883	
711	COM81	-8925	
712	COM82	-8967	
713	COM83	*5	
to	to		
788	COM158	-12159	
789	COM159	-12201	
790	COM160	-12243	
791	NC	-12285	
792	NC	-12327	

#### S1D15G00D10\*000

PAD No.	Pin Name	X		Y	PAD No.	Pin Name	х	Y	PAD No.	Pin Name	х	Y
201	V3R	11953	-11	88.5	287	NC	8883	1177	698 to	20	st. A	1177
202	V3R	12073			288 to	NO	*0		709	NC	*4	
203	NC	12193			299	NC	*2		710	NC	-8883	
204	NC	12313	· •	•	300	NC	8337		711	COM61	-8925	
205	NC	12327	11	77	349	SEG348	6279		712	COM62	-8967	
206	NC	12285			350	SEG347	6237		713	COM63	*5	
207	COM1	12243			351	SEG346	*8		to	to		
208	COM2	12201			to	to			768	COM118	-11319	
209	COM3	*1			649	SEG51			769	COM119	-11361	
to	to				650	SEG50			770	COM120	-11403	
264	COM58	9849			651	SEG49			791	NC	-12285	
265	COM59	9807			697	NC	-8337	♥	792	NC	-12327	*
266	COM60	9765	'	↓								

\*1: You can determine the position on X coordinate from the formula "12159–42\* (n–209)", where the BUMP No. is "n".

\*2: You can determine the position on X coordinate from the formula "8841-42\*(n-288)", where the BUMP No. is "n".

\*3: You can determine the position on X coordinate from the formula "8211-42\*(n-303)", where the BUMP No. is "n". \*4: You can determine the position on X coordinate from the formula "-8379-42\*(n-698)", where the BUMP No. is "n".

\*4: You can determine the position on X coordinate from the formula -8379-42\* (n-698), where the BUMP No. is 'n . \*5: You can determine the position on X coordinate from the formula "-9009-42\* (n-713)", where the BUMP No. is ''n'.

\*6: This pin is used to pull up or pull down nearby pins. Thus, it can't be used for feeding power.

\*7: The pin function differs among device models.

External resisting device: It functions as the primary boost voltage output pin (VCLSR).

Internal resisting device: It functions as the regulator inverse input pin (VR).

\*8: You can determine the position on X coordinate from formula "6145-42\*(n-351)" where the Bump No. is "n".

### 7. PIN DESCRIPTION

### 7.1 Power Supply Pins

Pin name	I/O	Description	Number of pins
Vddi	Input power	They are used to connect the power for input signals.	6
Vdd	Power supply	They are connected to Vcc - the system power. When the system power is smaller than 2.6V, they must be connected another 2.6V or greater power supply.	4
Vdd2	Step-up power	They are used to connect the power supply for the primary step-up. The relative magnitude of potential among the pins, namely VDD2>VDD1, must be observed.	6
Vdd3,Vdd5	Power supply	They are power supply pins on the power circuit *1.	4
Vdd4	Power supply	They are power supply pins on the oscillation circuit *1.	2
GND	Power supply	They are connected to the system ground.	7
GND2, GND4	Power supply	They are grounding pins on the power circuit *2.	9
GND3	Power supply	They are grounding pins on the oscillation circuit *2.	3
V3L, V3R V2L, V2R V1L, V1R VCL, VCR MV1L, MV1R MV3L, MV3R	Power supply	These pins are provided on the multi-level power supply for liquid crystal drive. Relative magnitude of potential among the pins, namely $V_{3L}(R) \ge V_{2L}(R) \ge V_{1L}(R) \ge V_{CL}(R) \ge MV_{1L}(R) \ge GND \ge MV_{3L}(R)$ , must be observed. When the master operation is turned on or the internal power supply is turned on, predetermined voltage is output at respective pins. When S1D15G00 series are used in the master/slave array, they connect the pins on both the master and slave drivers.	44
VCLSL	Power supply	They are provided on the common driver operating power supply.	4
Vclsr,Vr	Input power	Common driver operating power supply/regulator input pins *3.	1

\*1: Since VDD, VDD3, VDD4 and VDD5 are not internally connected, they must be externally connected to VCC - the system power.

\*2: Since GND, GND2, GND3 and GND4 are not internally connected, they must be externally connected to the system GND (ground).

\*3: The pin function differs among device models.

### 7.2 Pins on Liquid Crystal Drive Power Circuit

Pin name	I/O	Description	Number of pins
CAP1+	0	They connect the positive going side of the primary step-up capacitor.	5
CAP1-	0	They connect the negative going side of the primary step-up capacitor.	5
CAP2+	0	They connect the positive going side of the secondary step-up capacitor.	5
CAP2–	0	They connect the negative going side of the secondary step-up capacitor.	5
CAP4+	0	They connect the positive going side of the tertiary step-up capacitor.	5
CAP4–	0	They connect the negative going side of the tertiary step-up capacitor.	5
CAP5+	0	They connect the positive going side of the tertiary step-up capacitor.	5
CAP5–	0	They connect the positive going side of the tertiary step-up capacitor.	5

### 7.3 MPU Interface Pins

Pin name	I/O	Description	Number of pins
D15 to D0	I/O	<ul> <li>They connect to the standard 8-bit or 16-bit MPU bus via the 8/16-bit bi-directional bus.</li> <li>When the following interface is selected and the CS pin is high, the impedance of the pin becomes high.</li> <li>1 8-bit parallel: D15-D18 are in the state of high impedance</li> <li>2 Serial interface: D15-D0 are in the state of high impedance</li> </ul>	16
SI	I	This pin is used to input serial data when the serial interface is selected.	1
SCL	I	This pin is used to input serial clock when the serial interface is selected.	1
IF1, IF2 IF3	Ι	These pins are used to select either of the MPU interfaces.Depending on status of IF1, IF2 and IF3, following selection is made.IF1IF2IF3MPU interface typeHIGHHIGHHIGHHIGHBOSSeries 16-bit parallelHIGHLOW80Series 8-bit parallelHIGHLOWLOWHIGHHIGHHIGHBOSSeries 8-bit parallelLOWHIGHHIGHHIGHBOSSeries 8-bit parallelLOWLOWHIGH9-bit serialLOWLOWLOWLOWBOSSerielBOSSerielLOWLOWBOSSerielBOSSerielBOSSerielBOSSerielBOSSerielBOSSeriel	3
A0	I	Normally, the least significant bit of the MPU's address bus is connected to identify a parameter or display data from a command. HIGH: Indicates that data entered to D15 to D0 or SI is a parameter or display data. LOW: Indicates that data entered to D15 to D0 or SI is a command. This function is disabled when the 9-bit serial interface is selected.	1
CS	I	<u>This</u> pin is used to enter chip select signal. It is activated when $\overline{CS} = LOW$ , enabling interface with MPU.	1
RD (E)	I	<ul> <li>It goes active LOW when connected to the 80 series MPU. This pin is used to connect RD signal from the 80 series MPU. The data bus is maintained in the output status as long as this signal is LOW.</li> <li>It goes active HIGH when connected to the 68 series MPU. In this case, this pin is used to enter the enable clock from 68 series MPU.</li> </ul>	1
WR (R/W)	I	<ul> <li>It goes active LOW when connected to the 80 series MPU. This pin connects WR signal from the 80 series MPU. Signal on the data bus is latched at the positive going edge of WR signal.</li> <li>This pin enters the read/write signal when connected to the 68 series MPU. R/W = HIGH: Read R/W = LOW: Write</li> </ul>	1
RES	I	Causing $\overline{\text{RES}}$ to LOW performs initialization. Reset operation is performed according the level of $\overline{\text{RES}}$ signal.	1

### 7.4 Liquid Crystal Drive Circuit Signals

Pin name	I/O	Description	Number of pins
M/S	I	This pin is used to select either the master or slave operation. M/S = HIGH: Master operation	1
CLS	Ι	It is used to select the display clock. CLS = HIGH: Built-in CR oscillation is used. CLS = LOW: External clock is used. When the external clock is used (CLS = LOW), the signal is entered to CL pin.	1
CL	I/O	This pin inputs or outputs the display clock. It outputs the display clock only when M/S = HIGH and CLS = HIGH. Other than the above: External clock input	1
FR	I/O	This pin inputs or outputs the liquid crystal frame signal. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	1
SYNC	I/O	This pin inputs or outputs the liquid crystal synchronization signal. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	1
CA	I/O	This pin inputs or outputs the field start signal. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	1
F1, F2	I/O	This pin inputs or outputs the drive pattern signal. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	1
DOFF	I/O	This pin is used to control blanking of liquid crystal display. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	1
YSCL	I/O	This pin inputs or outputs the line clock. M/S = HIGH: Outputs the signal M/S = LOW: Inputs the signal	
SEGn	0	They output the signal for the segment drive of liquid crystal.	396
COMn	0	They output the signal for common drive of liquid crystal.	160

### 7.5 EEPROM Interface Pins

Pin name	I/O	Description	Number of pins
SDA	0	Connected to the SDA pin of S1F65170. *1	1
RESET	0	Connected to the XRST pin of S1F65170. *1	1
CLOCK	0	Connected to the SCK pin of S1F65170. *1	1

\* Always open if the S1F65170 is not used.

### 7.6 Control Signals

Pin name	I/O	Description	Number of pins
SLP	0	It is the sleep control pin. It outputs LOW level when the sleep-in command is executed.	1
PO0	0	This pin constantly outputs LOW level. It must be maintained open.	1

### 7.7 Test Signals

Pin name	I/O	Description	Number of pins
TESTA to TESTG	0	It is the test pin. Since it outputs signals, it must be kept open.	1
TESTH	I	This pin must be fixed at HIGH or LOW.	1
TEST1	I	It is the IC chip test pin. This pin must be fixed at LOW.	1

### 8. FUNCTIONAL DESCRIPTION

### 8.1 MPU Interfaces

### 8.1.1 Selecting an MPU Interface Type

S1D15G00 transfers data via the 8/16-bit bi-directional data bus or serial data input.

You can select a desired interface face through the combinations of settings of IF1, IF2 and IF2 as shown in Table 8.1.1.

### Table 8.1.1

IF1	IF2	IF3	Interface type	CS	A0	RD E	WR R/W	D15 to D8	D7 to D0	SI	SCL
HIGH	HIGH	HIGH	80 series 16-bit parallel	CS	A0	RD	WR	D15 to D8	D7 to D0	-	-
HIGH	HIGH	LOW	80 series 8-bit parallel	CS	A0	RD	WR	(HZ)	D7 to D0	-	-
HIGH	LOW	LOW	68 series 16-bit parallel	CS	A0	Е	R/W	D15 to D8	D7 to D0	-	-
LOW	HIGH	HIGH	68 series 8-bit parallel	CS	A0	Е	R/W	(HZ)	D7 to D0	-	-
LOW	LOW	HIGH	9-bit serial	CS	_	_	—	(HZ)	(HZ)	SI	SCL
LOW	LOW	LOW	8-bit serial	CS	A0	-	—	(HZ)	(HZ)	SI	SCL

- : Must be fixed to either HIGH or LOW. HZ is in the state of Hight Impedance.

### 8.1.2 8- or 16-bit Parallel Interface

S1D15G00 identifies type of the data bus signals according to combinations of A0, RD (E) and WR (R/W) signals as shown in Table 8.1.2.

### Table 8.1.2

	68 s	eries	80 s	eries	
A0	R/W	E	RD	WR	Function
1	0	1	1	0	Parameters or display data write.
1	1	1	0	1	Display data read.
0	1	1	0	1	Status read.
0	0	1	1	0	Control data write (command).

Except when the  $\overline{CS}$ =LOW is taking place, D15 to D0 on S1D15G00 are caused to high impedance, disabling input of A0,  $\overline{RD}$  (E) and  $\overline{WR}$  (R/ $\overline{W}$ ).

### **Relation between Data Bus and Gradation Data**

S1D15G00 offers the 256-color display (8 gray-scale) out of 4096 colors as well as the 4096-color display (16 grayscale). When using 256-color display out of 4096 colors, you can specify color for each of R, G and B using the palette function.

(1) 256-color display out of 4096 colors

Using RGBSET8 command enables you to set color for each of R, G and B by turning on the palette function prepared to convert 3- or 2-bit data to 4-bit data.

(1) 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRGGGBB (8 bits) data is converted to RRRRGGGGBBBB (12 bits) and then stored on the display RAM.

(2) 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8: RRRGGGBB (8 bits)

D7, D6, D5, D4, D3, D2, D1, D0: RRRGGGBB (8 bits)

Data of two pixels is respectively converted to RRRRGGGGBBBB (12 bits) data and then simultaneously written to two addresses on the display RAM.

4096 color display

(1) 8-bit mode
 D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGG (8 bits) 1st write
 D7, D6, D5, D4, D3, D2, D1, D0: BBBBRRRR (8 bits) 2nd write
 D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB (8 bits) 3rd write
 Data is acquired through write operations as shown above and then that of two pixels is written to the display RAM.
 (2) 16-bit mode
 D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGGBBBBXXXX (12 bits)
 Data is acquired through single write operation and then written to the display RAM.
 "XXXX" are dummy bits, and they are ignored for display.

### 8.1.3 8- and 9-bit Serial Interface


The 8-bit serial interface uses four pins -  $\overline{CS}$ , SI, SCL and A0 - to enter commands and data. Meanwhile, the 9-bit serial interface uses three pins -  $\overline{CS}$ , SI and SCL - for the same purpose.

Data read is not available with the serial interface. Data entered must be 8 bits. Refer to the following chart for entering commands, parameters or gray-scale data.


The relation between gray-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode (described in the preceding section) at every gradation.

(1) 8-bit serial interface

When entering data (parameters): A0 = HIGH at the rising edge of the 8th SCL.




When entering command: A0 = LOW at the rising edge of the 8th SCL.




### (2) 9-bit serial interface

When entering data (parameters): SI = HIGH at the rising edge of the 1st SCL.



When entering commands: SI = LOW at the rising edge of the 1st SCL.




- \* If  $\overline{\text{CS}}$  is caused to HIGH before 8 bits from D7 to D0 are entered, the data concerned is invalidated. Before entering succeeding sets of data, you must correctly input the data concerned again.
- \* In order to avoid data transfer error due to incoming noise, it is recommended to set  $\overline{CS}$  at HIGH on byte basis to initialize the serial-to-parallel conversion counter and the register.

### 8.2 Access to DDRAM and Internal Registers

S1G15G00 realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the bus holder attached to the internal, requiring the cycle time alone without needing the wait time.

For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is dummy and the data read in the dummy cycle is held by the bus holder, and then it is read from the bus holder to the system bus in the succeeding read cycle. Fig. 8.2.1 illustrates these relations.

\* Write operation





\* There is a restriction in the read sequence of the DDRAM. Namely, the data at the specified address is not output in the first data read conducted immediately after the memory read command (dummy read). It is read in the second data read.

### 8.3 DDRAM

### 8.3.1 DDRAM

It is  $396 \times 168 \times 4$  bits capacity RAM prepared for storing dot data. You can access a desired bit by specifying the page address and column address.

Since display data from MPU - D7 to D0 and D1 to D8 - correspond to one or two pixels of RGB, data transfer-related restrictions are reduced, realizing the display flexibly.

The RAM on S1D15G00 is separated to a block per 4 line to allow the display system to process data on the block basis. MPU's read and write operations to and from the RAM are performed via the I/O buffer circuit. Reading of the RAM for the liquid crystal drive is controlled from another separate circuit.

Refer to the following memory map for the RAM configuration.

(1)Models other than the S1D15G00D10\*100 (models that have 132 RGB  $\times$  160 output) Memory Map (When using the 8 gray-scale. 8-bit mode)

				R	GB alię	gnmen	t (Com	mand	of data control parameter2=000)			
								C	Column			
LCD	P11:0			0			1				131	
read direction	P11:1			131			132				0	
	Color		R	G	В	R	G	В		R	G	В
↓ ↓	Page	Data	D7 D6	D4 D3	D1 D0	D7 D6	D4 D3	D1 D0		D7 D6	D4 D3	D1 D0
Block	P10:0	P10:1	D0 D5	D3		D5	D3	DU		D5	D3	
0	0	167										
	1	166										
	2	165										
	3	164										
1	4	163										
	5	162										
	6	161										
	7	160										
2	8	159										
L	9	158										
 	-     				 	-     	 					, , , , , , , ,
40	160	7										
	161	6										
	162	5										
	163	4										
41	164	3										
	165	2										
	166	1										
	167	0										
SEGout			1	2	3	4	5	6		394	395	396

Each of RGB data entered to D7 to D0 (3 or 2 bits) is converted to 4 bits before written to the RAM. You can change position of R and B with DATCTL command.

		RG	B al	ignm	ent (	Com	nmar	nd of	data	con	trol p	barar	nete	2=0	00)				
										Сс	olum	n							
LCD	P11:0			0			0			1			1					65	
read direction	P11: 1			65			65			64			64			 		0	
	Color		R	G	В	R	G	В	R	G	В	R	G	В		 	 R	G	В
ļ	Page	Data	D15			D7	D4		D15			D7	D4	D1			D7	D4	D1
Block	P10:0	P10:1	D14 D13		D8	D6 D5	D3 D2	DO	D14	D11 D10		D6 D5	D3 D2	D0			D6 D5	D3 D2	D0
0	0	167	BIO	DIO		00	DE									 			
	1	166														 			
	2	165														 			
	3	164														 			
1	4	163														 			
	5	162														 			
	6	161														 			
	7	160														 			
2	8	159														 			
	9	158														 			
	       		   					   	   	   	   	   	   	   		 	 	   	1
40	160	 7														 	 1	1	
	161	6														 			
	162	5														 			
	163	4														 			
41	164	3														 			
	165	2														 			
	166	1														 :			
	167	0														 			
SEGout			1	2	3	4	5	6	7	8	9	10	11	12		 	 394	395	396

Memory Map (When using the 8 gray-scale, 16-bit mode)

Each of RGB data entered to D7 to D0 (3 or 2 bits) is converted to 4 bits before written to the RAM. You can change position of R and B with DATCTL command.

		RG	B al	ignm	ent (	Com	nmar	nd of	data	con	trol p	baran	netei	r2=0	00)				
										C	Colun	nn							
LCD	P11:0			0			0			1			1					65	
read direction	P11: 1			65			65			64			64			 		0	
	Color		R1	G1	B1	R2	G2	B2	R1	G1	B1	R	G2	B2		 	R	2 G2	2 B2
	Page	Data	D7 D6	D3 D2	D6	D3 D2	D7 D6	D2	D6	D3 D2	D7 D6	D3 D2	D6	D3 D2			D: D:	2 D6	D2
Block	P10:0	P10:1	D5 D4	D1 D0	D5 D4	D1 D0	D5 D4	D1 D0	D5 D4	D1 D0	D5 D4	D1 D0	D5 D4	D1 D0		 	D		
0	0	167														 	_		
	1	166														 			
	2	165														 	_		
	3	164																	
1	4	163														 			
	5	162														 			
	6	161																	
	7	160														 	_		
2	8	159														 			
	9	158														 	_		
   	, , , , , , , , , , , , , , , , , , ,	   		'   	'   	,     		,     	'   		- - - -	- - - -	- 						
40	160	7														 	-		
	161	6														 	_		
	162	5														 	_		
	163	4														 	-		
41	164	3														 	-		
	165	2														 	-		
	166	1														 	-		
	167	0														 	-		
SEGout			1	2	3	4	5	6	7	8	9	10	11	12		 	39	4 395	5 396

### Memory Map (When using the 16 gray-scale 8-bit mode)

You can change position of R and B with DATCTL command.

read direction	P11:0 P11:1 Color			0		-			of data control parameter2=000) Column			
read direction	P11:1 Color											
direction	Color						1				131	
				131			130				0	
	_		R	G	В	R	G	В		R	G	В
	Page	Data	D15 D14 D13	D11 D10 D9	D7 D6 D5	D15 D14 D13	D11 D10 D9	D7 D6 D5		D15 D14 D13	D11 D10 D9	D7 D6 D5
Block	P10:0	P10:1	D12	D8	D4	D12	D8	D4		D12	D8	D4
0	0	167										
_	1	166										
	2	165										
	3	164										
1	4	163										
	5	162										
	6	161										
_	7	160										
2	8	159										
	9	158										
		·     									   	
40	160	7							'	1	1	
_	161	6										
_	162	5										
_	163	4										
41	164	3										
	165	2							+			
F	166	1										
	167	0										
SEGout			1	2	3	4	5	6		394	395	396

### Memory Map (When using the 16 gray-scale 16-bit mode)

You can change position of R and B with DATCTL command

## 2 S1D15G00D10\*100 (100 RGB $\times$ 120 output) Memory map (when 8-tone, 8-bit mode is used)

				R	GB alię	gnmen	t (Com	mand	of data control parameter2=0	000)		
								C	Column			
LCD read	P11:0			16			17				115	
direction	P11:1			115			114				16	
	Color		R	G	В	R	G	В		R	G	В
•	Page	Data	D7 D6	D4 D3	D1 D0	D7 D6	D4 D3	D1 D0		D7 D6	D4 D3	D1 D0
Block	P10:0	P10:1	D5	D2		D5	D2	20		D5	D2	20
0	0	167										
	1	166										
	2	165										
	3	164							[			
1	4	163										
	5	162										
	6	161										
	7	160										
2	8	159										
L	9	158										
1				   	   		   					
28	112	55								·		
	113	54										
	114	53										
	115	52										
29	116	51							+			
	117	50							+			
	118	49							+			
	119	48							+			
SEGout			49	50	51	52	53	54	+	346	347	348

Although data is described as D7 - D0 (3 bits or 2 bits), all RGB data will be converted to 4 bits and written to the RAM. Positions of R and B can be changed using the DATCTL command.

		RG	SB al	ignm	ent (	Com	nmar	d of	data	con	trol p	barar	nete	r2=0	00)				
										Сс	olum	n							
LCD	P11:0			8			8			9			9			 		57	
read direction	P11: 1			57			57			56			56			 		8	
	Color		R	G	В	R	G	В	R	G	В	R	G	В		 	_ R	G	В
Ļ	Page	Data	D15 D14	D12 D11	D9 D8	D7 D6	D4 D3		D15 D14			D7 D6	D4 D3	D1 D0			D7	D4 D3	
Block	P10:0	P10:1	D13		_	D5	D2	_		D10		D5	D2			 	D5	1	
0	0	167														 			
	1	166																	
	2	165														 			
	3	164														 	_		
1	4	163														 	-		
	5	162														 			
	6	161														 	-		
	7	160														 	-		
2	8	159														 	-		
	9	158														 	-		
			1						   	   	   			   	+ '	 	-		
28								l					1		; _	 			
20	112	55														 		-	
	113	54														 			
	114	53														 	_		
	115	52														 	_		
29	116	51														 	_		
	117	50																	
	118	49														 			
	119	48														 	-		
SEGout	ıI		49	50	51	52	53	54	55	56	57	58	59	60		 	346	347	348

Memory map (when 8-tone, 16-bit mode is used)

Although data is described as D7 - D0 (3 bits or 2 bits), all RGB data will be converted to 4 bits and written to the RAM. Positions of R and B can be changed using the DATCTL command.

read direction	11:0 11:1 color Page		R1	8 57						C	olun	nn				-		
read direction	olor		R1				~											
direction P	olor	Data	R1	57			8			9			9		 		57	
		Data	R1				57			56			56		 	 _	8	
	Page			G1	B1	R2	G2	B2	R1	G1	B1	R2	G2	B2	 	 R2	G2	B2
, P		Data	D7 D6	D3 D2		D3 D2	D7 D6	D3 D2										
Block P	P10:0	P10:1	D5 D4	D1 D0		 D1 D0	D5 D4	D1 D0										
0	0	167													 			
	1	166													 			
	2	165													 			
	3	164													 			
1	4	163													 			
	5	162													 			
	6	161													 			
	7	160													 			
2	8	159													 			
	9	158													 			
							1		1									
28	112	 55													 	 -		
	113	54													 	 -		
	114	53													 	 -		
	115	52													 	 -		
29	116	51													 			
	117	50													 	 -		
	118	49													 	 -		
Ⅰ ⊢	119	48													 			
SEGout			49	50	51	52	53	54	55	56	57	58	59	60	 	 346	347	348

### Memory map (when 16-tone, 8-bit mode is used)

Positions of R and B can be changed using the DATCTL command.

RGB alignment (Command of data control parameter2=000)												
LCD	P11:0			16			17				115	
read direction	P11:1			115		114			+		16	
	Color		R	G	В	R	G	В	+	R	G	В
	Page	Data	D15	D11	D7	D15	D11	D7	+	D1	D11	D7
Block	P10:0	P10:1	D14 D13 D12	D10 D9 D8	D6 D5 D4	D14 D13 D12	D10 D9 D8	D6 D5 D4		D1 D1 D1	D10 D9 D8	D6 D5 D4
0	0	167										
	1	166										
	2	165										
	3	164							[			
1	4	163										
	5	162										
	6	161										
	7	160										
2	8	159										
	9	158							[			
•   	1 1 1				   					   		
28	112	55										
	113	54										
	114	53										
	115	52										
29	116	51										
	117	50										
	118	49										
	119	48										
SEGout			49	50	51	52	53	54		346	347	348

### Memory map (when 16-tone, 16-bit mode is used)

Positions of R and B can be changed using the DATCTL command.

### 8.3.2 Page Address Control Circuit

This circuit is used to control the address in the page direction when MPU accesses the DDRAM or when reading the DDRAM to display image on the LCD.

You can specify a scope of the page address (start and end page) with PASET (page address set) command. When the page-direction scan is specified with DATCTL (data control) command and the addresses are incremented from the start up to the end page, the column address is incremented by 1 and the page address returns to the start page.

The DDRAM supports up to 168 lines<sup>\*1</sup>, and thus the total page becomes 168.

\*1: S1D15G00D10\*000 supports up to 120 lines and the total number of pages is 120.

In the read operation, as the end page is reached, the column address is automatically incremented by 1 and the page address is returned to the start page.

Using the address normal/inverse parameter of DATCTL command allows you to inverse the correspondence between the DDRAM address and common output.

### 8.3.3 Column Address Control Circuit

This circuit is used to control the address in the column direction when MPU accesses the DDRAM. You can specify a scope of the column address (start and end column) using CASET (column address set). When the column-direction scan is specified with DATCTL command and the addresses are incremented from the start to the end up to the end column, the page address is incremented by 1 and the column address returns to the start column.

In the read operation, too, the column address is automatically incremented by 1 and returns to the start page as the end column is reached.

Just like the page address control circuit, using the column address normal/inverse parameter of DATCTL command enables to inverse the correspondence between the DDRAM column address and segment output. This arrangement relaxes restrictions in the chip layout on the LCD module.

### 8.3.4 I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU's read or write of the DDRAM is performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM while the LCD is turned on does not cause troubles such as flicking of the display images.

### 8.3.5 Block Address Circuit


This circuit associates pages on the DDRAM with COM output. S1D15G00 processes signals for the liquid crystal display on 4-page basis (block basis). Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in block.

### 8.3.6 Display Data Latch Circuit


This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since DISNOR/DISINV (display normal/inverse) and DISON/DISOFF (display on/display off) commands are used to control data in the latch circuit alone, they do not modify data in the DDRAM.

### 8.4 Area Scroll Display

Using ASCSET (area scroll set) and SCSTART (scroll start set) commands allows you to scroll the display screen partially. You can select any one of the following four scroll patterns.




When, for example, 1/128 duty (Display area: 32 blocks = 128 lines) is selected, and the top 2 blocks = 8 lines and bottom 2 blocks = 8 lines are specified as the fixed areas and the remaining 28 blocks = 112 lines as the scroll area, 10 blocks = 40 lines on the DDRAM can be used as the background area.



### 8.5 Partial Display

Using PTLIN (partial in) command allows you to turn on the partial display (division by line) of the screen. This mode requires less current consumption than the whole screen display, making it suitable for the mobile equipment in the standby state.



### 8.6 Gray-Scale Display

This function represents gray-scale by frame modulating the gray-scale date written on the display data RAM. In the 256-out-of-4096 colors (8 gray-scale) display, you can specify display colors using the command.

Normally black liquid crystal in the reverse display mode - 8 gray scale display

		Any	one of abo	ve	Any	one of abo	ve		
B (D1,D0)	Black – – (0,0)	(0,1)	(0,1)	(0,1)	(1,0)	(1,0)	(1,0)	 (1,1)	Blue
G (D4,D3,D2)	Black – – (0,0,0)	(0,0,1)	(0,1,0)		 (1,0,0)	(1,0,1)	 (1,1,0)	 (1,1,1)	Green
R (D7,D6,D5)	Black – – (0,0,0)	(0,0,1)	(0,1,0)	(0,1,1)		(1,0,1)	(1,1,0)	 (1,1,1)	Red
	•	•	•			0	•		

Respective data on red, green and blue are converted to the display data to be specified by the parameters of RGBSET8 command, and then written to the DDRAM. Blue is displayed in 4 gray-scale.

### 8.7 Oscillation Circuit

S1G15G00 contains the oscillation circuit whose operation does not require any external part. The oscillation circuit is enabled only when M/S = HIGH and CLS = HIGH. When the external clock signal is (CLS = LOW or M/S = LOW), the clock is entered from CL pin.

### 8.8 Display Timing Generation Circuit

This circuit generates the timing signal for display (CL, FR, SYNC, CA, F1, F2, DOFF) using the clock from the builtin oscillation circuit or the external clock.

It is also used to generate the clock to turn on the liquid crystal-drive power circuit.

When using S1D15G00 in multi-chip array, the display timing signal (CL, FR, SYNC, CA, F1, F2, DOFF) must be sent from the master to the slave.

### 8.9 SEG Decoder Circuit

This circuit outputs the segment driver control signal based on display data for 4-page and the timing signal.

### 8.10 Liquid Crystal Drive Circuit

It outputs liquid crystal drive voltage. Responding to the decoder output signal and the display-timing signal, the segment output pin outputs one of potentials V2, V1, VC, MV1 or MV2 and the common output pin outputs one of potentials V3, VC or MV3.

### 8.11 Liquid Crystal-Drive Power Circuit

The power circuit contained in S1D15G00 generates voltage required to drive liquid crystal. This low power consumption type power circuit is consisted the voltage regulator, booster circuits (primary, secondary) and voltage follower. The power circuit is enabled only when the master operation mode is turned on.

The power control circuit turns on or off the voltage regulator, booster circuits, Reference voltage generation circuit and voltage follower responding to PWRCTR (power control set) command. Thus, function of the external and internal power supplies can be partly used in parallel.

Table 8.11.1 lists the functions controlled by the 4-bit data - parameter of PWRCTR. Table 8.11.2 shows combinations of 4 bits (combinations shown in Table 8.11.2 alone are valid).

### Table 8.11.1

Item	St	ate
	"1"	"0"
D3 Primary booster circuits control bit	ON	OFF
D2 Secondary booster circuit control bit	ON	OFF
D1 Reference voltage generation circuit control bit	ON	OFF
D0 Voltage adjusting circuit/Voltage follower control bit	ON	OFF

### Table 8.11.2

Function turned on	D3	D2	D1	D0	External power input pins
1. Entire built-in power circuit is turned on	1	1	1	1	-
2. Other than the secondary booster and step-down circuits	1	0	1	1	V3, MV3
3. External power supply alone	0	0	0	0	V3, V2, VC, MV1, MV3

### 8.11.2 Voltage Transform Circuit

The charge pump booster circuit and the operational amplifier's voltage follower generate each potential required to drive the liquid crystal based on the reference voltage generated by the voltage regulator.

Ground potentials (abbreviated as GND in the following description) of the power circuit in the IC are GND2 and GND4.

Fig. 8.11.1 illustrates mutual relationship between potentials.




Fig. 8.11.1 Mutual Relationship between Voltage Transform Circuits

Table 8.11.3 shows the theoretical expression of respective potentials. Since these are theoretical values, they can differ from actual voltages depending on load on the liquid crystal.

Signal name	Theoretical expression (relative to GND = 0V)	Theoretical expression (relative to Vc = 0V)
V3	2×(V2–GND)	2×(Vc–GND)
V2	Output from voltage regulator	Vc–GND
V1	3/4×(V2–GND)	1/2×(Vc–GND)
Vc	2/3×(V2–GND)	0V
MV1	1/3×(V2–GND)	-1/2×(Vc-GND)
GND(MV2)	0V	–(Vc–GND)
MV3	-(V2-GND)	-2×(Vc-GND)

**Table 8.11.3 Theoretical Expression of Potentials** 

### 8.11.3 Primary Booster Circuit

The built-in booster circuit triples the voltage of VDD2-GND.

VDD2-GND voltage is tripled by capacitor C connected across CAP1+ and CAP1,CAP2+ and CAP2- as well as VCSL and GND (or VDD2), and then output at VCSL pin.

In the case of double boosting, short circuit the CAP2+ and VCSL pin.

Fig. 8.11.2 shows how the voltage is stepped up by the capacitors connected.




Fig. 8.11.2 Relation between Capacitors and Voltage Step-up

### 8.11.4 Voltage Regulator Circuit

The voltage regulator circuit generates the liquid crystal drive voltage V2 using VCSL from the primary booster circuit. S1D15G00 incorporates the high-precision constant voltage source, 64-step electronic volume control function and resistor to regulate V2 voltage. The voltage regulator circuit covers a wider temperature range with fewer numbers of parts thanks to the temperature gradient control function as well as the temperature sensing function.

However, capacitors may be required for voltage regulation between V2 and GND pins due to the load of LCD panel. Insert the capacitors, if necessary, by observing the voltage waveforms and current consumption.

(1) Built-in Resistor for V2 Voltage Regulation

The contents described in this document apply only to models that use a V2 voltage control resistor inside the IC. Using this resistor and the electronic volume control function allows you to control the liquid crystal drive voltage V2 to an optimum level for the LCD panel with the command alone, without resorting to external resistors.

V2 output voltage can be determined from Equation A-1 as long as the relation V2 < VCSL is met.

However, set the voltage of V2 by allowing for a drop in the voltage due to load, so that it becomes at or below 80 % of VCSL.

$$V_2 = \left(1 + \frac{Rb}{Ra}\right) \bullet V_{EV} = \left(1 + \frac{Rb}{Ra}\right) \bullet \left(1 - \frac{\alpha + 2}{218}\right) \bullet V_{REG} \quad (\text{Equation A-1})$$

Note: VREG is the constant voltage source inside the IC. It is 1.2V (Typ.) at Ta =  $25^{\circ}$ C.




Fig. 8.11.3 Voltage Regulator Circuit

Rb/Ra in Equation A-1 is the resistance ratio of the built-in V2 voltage-regulating resistance. This ratio can be varied in 8 levels by changing parameters 2(P2) of electronic volum control command. Reference ratios of "1 + Rb/Ra" are shown in Table 8.11.4.

Cable 8.11.4 Resistance Ratio of Built-in V2 Voltage-Regulating Resistance: Parameters and "1	1+
R/Ra" Ratio (For reference)	

Pa	Parameter		1+Rb/Ra ratio	V1 voltage value		
P22	P21	P20		VI VOltage value		
0	0	0	3.95	Small		
0	0	1	4.27			
0	1	0	4.60	•		
0	1	1	4.93	•		
1	0	0	5.26	•		
1	0	1	5.59	•		
1	1	0	5.92			
1	1	1	6.25	Large		

2)V2 voltage control external resistor

The contents described in this document apply only to models that use an external V2 voltage control resistor. If you use an external resistance control model, you can set the V2 voltage using an external resistor. Use a semi-fixed resistor for V2 voltage regulation.




Fig. 8.11.4 Voltage Regulator Circuit

Select the external Ra and Rb values to allow stable voltage supply by observing the V2 voltage waveforms. As the VR pin has a high input impedance and it is susceptible to ambient noise, the resistors and their leads must be placed in a short distance and they must be away from the clock source.

(3) Constant Voltage Source and Electronic Volume Control Circuit

The constant voltage source generates VREG - the reference voltage inside the IC. You can specify one of four types of temperature gradients with parameters of electronic volum control command. See Fig. 8.11.5.

Table 8.11.5 Parameters and VREG Temperature Gradient
---

Parar	neter	Temperature gradient (%/C)
0	0	-0.05
0	1	-0.1
1	0	-0.15
1	1	-0.2

The electronic volume control circuit varies  $\alpha$  in Equation A-1 according to parameters 1(P1) of electronic volum control command. Table 8.11.6 lists relation between the parameters and  $\alpha$ .

Table 8.11.6	Parameters ar	d Electronic	Volume
--------------	---------------	--------------	--------

		Parar	neter			~	
P15	P14	P13	P12	P11	P10	α	V1 voltage value
0	0	0	0	0	0	63	Small
0	0	0	0	0	1	62	
0	0	0	0	1	0	61	
			•			•	•
			•			•	•
			•			•	•
1	1	1	1	0	1	2	
1	1	1	1	1	0	1	
1	1	1	1	1	1	0	Large

### 8.11.5 Voltage Divider/Voltage Follower Circuit

The voltage divider/voltage follower circuit V2 output from the voltage regulator circuit and then generates liquid crystal drive voltages V1,VC and MV1 using the operational amplifier-featured voltage follower.

Capacitors may be required for voltage regulation between the GND and each of V1, VC and MV1 pins due to the load of LCD panel. Insert the capacitors, if necessary, by observing the voltage waveforms and current consumption.  $V_1 = 3/4 \times V_2$ 


 $VC = 2/4 \times V2$  $MV1 = 1/4 \times V2$ 

### 8.11.6 Secondary Booster Circuit and Tertiary Booster/Step-Down Circuit

The secondary booster circuit boosts or steps down based on V2 and produces V3 and MV3. Their potential relationship is expressed with the following theoretical equation:  $V_3 = 2 \times V_2$  $MV_3 = -V_2$ 

### 8.11.7 Samples of Connections Peripheral to Power Circuit (For your information)

Following illustrates the connections when the entire power circuit is used.



### Sample of common setting

ltem	Setting	Unit
C1	1.0 to 4.7	μF
C2	0.47 to 1.0	-

Optimum values of C1 and C2 above vary depending on the LCD panel to be driven. Above values should be referenced as information only. It is recommended to check how patterns with high load are displayed before finalizing the values. C between VDD2 and GND signifies a bias capacitor.

### 9. COMMANDS

### 9.1 Command List

Following table lists the control signals and commands using the 80 series interface as the example.

C	ommand	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Hex	Parameter
1	DISON	0	1	0	1	0	1	0	1	1	1	1	Display on	AF	None
2	DISOFF	0	1	0	1	0	1	0	1	1	1	0	Display off	AE	None
3	DISNOR	0	1	0	1	0	1	0	0	1	1	0	Normal display		None
4	DISINV	0	1	0	1	0	1	0	0	1	1	1	Inverse display	A7	None
5	COMSCN	0	1	0	1	0	1	1	1	0	1	1	Common scan direction	BB	1byte
6	DISCTL	0	1	0	1	1	0	0	1	0	1	0	Display control	CA	3byte
7	SLPIN	0	1	0	1	0	0	1	0	1	0	1	Sleep in	95	None
8	SLPOUT	0	1	0	1	0	0	1	0	1	0	0	Sleep out	94	None
9	PASET	0	1	0	0	1	1	1	0	1	0	1	Page address set	75	2byte
10	CASET	0	1	0	0	0	0	1	0	1	0	1	Column address set	15	2byte
11	DATCTL	0	1	0	1	0	1	1	1	1	0	0	Data scan direction, etc.	BC	3byte
12	RGBSET8	0	1	0	1	1	0	0	1	1	1	0	256-color position set	CE	20byte
13	RAMWR	0	1	0	0	1	0	1	1	1	0	0	Writing to memory	5C	Data
14	RAMRD	0	1	0	0	1	0	1	1	1	0	1	Reading from memory	5D	Data
15	PTLIN	0	1	0	1	0	1	0	1	0	0	0	Partial display in	A8	2byte
16	PTLOUT	0	1	0	1	0	1	0	1	0	0	1	Partial display out	A9	None
17	RMWIN	0	1	0	1	1	1	0	0	0	0	0	Read and modify write	E0	None
18	RMWOUT	0	1	0	1	1	1	0	1	1	1	0	End	EE	None
19	ASCSET	0	1	0	1	0	1	0	1	0	1	0	Area scroll set	AA	4byte
20	SCSTART	0	1	0	1	0	1	0	1	0	1	1	Scroll start set	AB	1byte
21	OSCON	0	1	0	1	1	0	1	0	0	0	1	Internal oscillation on	D1	None
22	OSCOFF	0	1	0	1	1	0	1	0	0	1	0	Internal oscillation off	D2	None
23	PWRCTR	0	1	0	0	0	1	0	0	0	0	0	Power control	20	1byte
24	VOLCTR	0	1	0	1	0	0	0	0	0	0	1	Electronic volume control	81	2byte
25	VOLUP	0	1	0	1	1	0	1	0	1	1	0	Increment electronic control by 1	D6	None
26	VOLDOWN	0	1	0	1	1	0	1	0	1	1	1	Decrement electronic control by 1	D7	None
27	TMPGRD	0	1	0	1	0	0	0	0	0	1	0	Temperature gradient set	82	1 byte
28	EPCTIN	0	1	0	1	1	0	0	1	1	0	1	Control EEPROM	CD	1 byte
29	EPCOUT	0	1	0	1	1	0	0	1	1	0	0	Cancel EEPROM control	СС	None
30	EPMWR	0	1	0	1	1	1	1	1	1	0	0	Write into EEPROM	FC	None
31	EPMRD	0	1	0	1	1	1	1	1	1	0	1	Read from EEPROM	FD	None
32	EPSRRD1	0	1	0	0	1	1	1	1	1	0	0	Read register 1	7C	None
33	EPSRRD2	0	1	0	0	1	1	1	1	1	0	1	Read register 2	7D	None
34	NOP	0	1	0	0	0	1	0	0	1	0	1	NOP instruction	25	None
35	STREAD	0	0	1				Sta	atus				Status read		

(1) Display ON (DISON) Command: 1 Parameter: None

It is used to turn the display on. When the display is turned on, segment outputs and common outputs are generated at the level corresponding to the display data and display timing. You can't turn on the display as long as the sleep mode is selected. Thus, whenever using this command, you must cancel the sleep mode first.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	1	0	1	1	1	1

(2) Display OFF (DISOFF) Command: 1 Parameter: 0

It is used to forcibly turn the display off. As long as the display is turned off, every segment and common outputs are forced to VC level and  $\overline{\text{DOFF}}$  pin is caused to LOW.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	1	0	1	1	1	0

(3) Normal display (DISNOR) Command: 1 Parameter: 0

It is used to normally highlight the display area without modifying contents of the display data RAM.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	1	0	0	1	1	0

(4) Inverse display (DISINV) Command: 1 Parameter: 0

It is used to inversely highlight the display area without modifying contents of the display data RAM. This command does not invert non-display areas in case of using partial display.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	1	0	0	1	1	1

(5) Common scan (COMSCAN) Command: 1 Parameter: 1

It is used to specify the common output scan direction. This command helps increasing degrees of freedom of wiring on the LCD panel.

	<b>A0</b>	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	1	1	1	0	1	1	
Parameter1 (P1)	1	1	0	*	*	*	*	*	P12	P11	P10	Common scan direction

When 1/160 is selected for the display duty, pins and common output are scanned in the order shown below.

P12	P11	P10		Common scan direction										
			COM1 pin		COM80 pin	COM81 pin		COM160 pin						
0	0	0	1	$\rightarrow$	80	81	$\rightarrow$	160						
0	0	1	1	$\rightarrow$	80	160	$\leftarrow$	81						
0	1	0	80	$\leftarrow$	1	81	$\rightarrow$	160						
0	1	1	80	$\leftarrow$	1	160	$\leftarrow$	81						

(6) Display control (DISCTL) Command: 1 Parameter: 3

This command and succeeding parameters are used to perform the display timing-related setups. This command must be selected before using SLPOUT. Don't change this command while the display is turned on.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	1	0	0	1	0	1	0	
Parameter1 (P1)	1	1	0	*	*	*	*	P13	P12	P11	P10	CL dividing ratio, F1 and F2 drive pattern.
Parameter2 (P2)	1	1	0	*	*	P25	P24	P23	P22	P21	P20	Drive duty
Parameter3 (P3)	1	1	0	*	*	*	1	P33	P32	P31	P30	FR inverse-set value

\*: Invalid bits irrelevant to the operation.

P1: It is used to specify the CL dividing ratio, F1 and F2 drive-pattern switching period.

P13, P12: CL dividing ratio. They are used to change number of dividing stages of external or internal clock.

P13	P12	CL dividing ratio
0	0	2 divisions (default)
0	1	4 divisions
1	0	8 divisions
1	1	Not divide

P11, P10: They are used to change F1 and F2 drive-pattern switching period.

P11	P10	F1, F2 switching period
0	0	8H (default)
0	1	4H
1	0	16H
1	1	Field

P2: It is used to specify the duty of the module on block basis.

Duty	*	*	P25	P24	P23	P22	P21	P20	(Numbers of display lines)/4-1
Example: 1/128 duty	0	0	0	1	1	1	1	1	128/4–1=31
Example: 1/160 duty	0	0	1	0	0	1	1	1	160/4–1=39

P3: It is used to specify number of lines to be inversely highlighted on LCD panel (lines can be inversely highlighted in the range of 2 to 16)

Inversely highlighted lines	*	*	P25	P24	P23	P22	P21	P20	Inversely highlighted lines –1
Example: 11H	0	0	0	0	1	0	1	0	11-1=10
Example: 13H	0	0	0	0	1	1	0	0	13–1=12

In the default, 11H inverse highlight is selected.

(7) Seep in (SLPIN) Command: 1 Parameter: 0 Entering this command generates LOW at  $\overline{\text{SLP}}$  pin.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	0	1	0	1	0	1

DOFF (LCD panel blanking control pin) on S1D15G00 is caused to LOW when the sleep in mode is turned on. The LCD power supply and the boost circuit output is jumpered with GND during Sleep In.

### (8) Sleep out (SLPOUT) Command: 1 Parameter: 0 Entering this command generates HIGH at $\overline{\text{SLP}}$ pin.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	0	1	0	1	0	0

(9) Page address set (PASET) Command: 1 Parameter: 2

When MPU makes access to the display data RAM, this command and succeeding parameters are used to specify the page address area. As the addresses are incremented from the start to the end page in the page-direction scan, the column address is incremented by 1 and the page address is returned to the start page. Note that the start and end page must be specified as a pair. Also, the relation "start page < end page" must be maintained.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	0	1	1	1	0	1	0	1	
Parameter1 (P1)	1	1	0	P17	P16	P15	P14	P13	P12	P11	P10	Start page
Parameter2 (P2)	1	1	0	P27	P26	P25	P24	P23	P22	P21	P20	End page

(10) Column address set (CASET) Command: 1 Parameter: 2

When MPU makes access to the display data RAM, this command and succeeding parameters are used to specify the column address area. As the addresses are incremented from the start to the end column in the column-direction scan, the page address is incremented by 1 and the column address is returned to the start column. Note that the start and end page must be specified as a pair. Also, the relation "start column < end column" must be maintained.

	<b>A0</b>	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	0	0	0	1	0	1	0	1	
Parameter1 (P1)	1	1	0	P17	P16	P15	P14	P13	P12	P11	P10	Start address
Parameter2 (P2)	1	1	0	P27	P26	P25	P24	P23	P22	P21	P20	End address

\* Note that in the 8- and 16-bit access, or 8 and 16 gray-scale, a different approach is employed for specifying the address.

(11) Data control (DATCTL) Command: 1 Parameters: 2

This command and succeeding parameters are used to perform various setups needed when MPU operates display data stored on the built-in RAM.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	1	1	1	1	0	0	
Parameter1 (P1)	1	1	0	*	*	*	*	*	P12	P11	P10	Normal/inverse display of page address and page-address scan direction.
Parameter2 (P2)	1	1	0	*	*	*	*	*	P22	P21	P20	RGB arrangement
Parameter3 (P3)	1	1	0	*	*	*	*	*	P32	P31	P30	Gray-scale setup

P1: It is used to specify the normal or inverse display of the page address and also to specify the page address scanning direction.

P10: Normal/inverse display of the page address. P10 = 0: Normal and P10 = "1": Inverse.

P11: Normal/reverse turn of column address. P11 = "0": Normal rotation and P11 = "1": Reverse rotation

P12: Address-scan direction. P12 = "0": In the column direction and P12 = "1": In the page direction.

P2: RGB arrangement. This parameter allows you to change RGB arrangement of the segment output according to RGB arrangement on the LCD panel. In this case, writing position of data {R = (D7, D6, D5), G = (D4, D3, D2), B = (D1, D0)} on the display memory is changed.

P22,P21,P20	line	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	•••	SEG395
000	Even page	R	G	В	R	G	В	R	G	•••	В
	Odd page	R	G	В	R	G	В	R	G	•••	В
001	1	В	G	R	В	G	R	В	G	•••	R
	2	В	G	R	В	G	R	В	G	•••	R
010	1	R	G	В	В	G	R	R	G	•••	R
	2	R	G	В	В	G	R	R	G	•••	R
011	1	В	G	R	R	G	В	В	G	•••	В
	2	В	G	R	R	G	В	В	G	•••	В
100	1	R	G	В	R	G	В	R	G	•••	В
	2	В	G	R	В	G	R	В	G	•••	R
101	1	В	G	R	В	G	R	В	G	•••	R
	2	R	G	В	R	G	В	R	G	•••	В
110	1	R	G	В	В	G	R	R	G	•••	R
	2	В	G	R	R	G	В	В	G	•••	В
111	1	В	G	R	R	G	В	В	G	•••	В
	2	R	G	В	В	G	R	R	G	•••	R

In the default, (P22, P21, P20) = (0, 0, 0) is selected.

P3: Gray-scale setup. Using this parameter, you can a select desired display colors between the 256 colors (8 gray-scale) or 4096 colors (16 gray-scale) for the display color. For 16 gray-scale display, you can select the Type-A or Type-B display mode depending on the difference in RGB data arrangement you use.

P32	P31	P30	Numbers of gray-scale
0	0	1	8 gray-scale
0	1	0	16 gray-scale display

(12) 256-color position set (RGBSET8) Command: 1 Parameter: 0

When turning on 256-color display (8 gray-scale), this command allows you to choose colors to represent each of red, green and blue from 4096 colors.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function		
Command	0	1	0	1	1	0	0	1	1	1	0			
Parameter1 (P1)	1	1	0	*	*	*	*	P13	P12	P11	P10	Intermediate red tone 000		
					   	   	1	1	   	1	   			
Parameter4 (P8)	1	1	0	*	*	*	*	P83	P82	P81	P80	Intermediate red tone 111		
Parameter9 (P9)	1	1	0	*	*	*	*	P93	P92	P91	P90			
					   	1	1	1	1	1	1			
Parameter16 (P16)	1	1	0	*	*	*	*	P163	P162	P161	P160	Intermediate green tone 111		
Parameter17 (P17)	1	1	0	*	*	*	*	P173	P172	P171	P170	Intermediate blue tone 00		
					   		   	1		1	1			
Parameter20 (P20)	1	1	0	*	*	*	*	P203	P202	P201	P200	Intermediate blue tone 11		

Data (Red and Green: 3 bits and Blue: 2 bits) to be written from the MPU to the DDRAM are converted to 4-bit data before the write operation takes place. When reading data from the DDRAM, data on red and green are converted to 3 bits and that on blue are converted to 2 bits before the output.

#### (13) Memory write (RAMWR) Command: 1 Parameter: Numbers of data written

When MPU writes data to the display memory, this command turns on the data entry mode. Entering this command always sets the page and column addresses at the start address. You can rewrite contents of the display data RAM by entering data succeeding to this command. At the same time, this operation increments the page or column address as applicable. The write mode is automatically cancelled if any other command is entered. (1) 8-bit bus

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	
Command	0	1	0	0	1	0	1	1	1	0	0		
Parameter	1	1	0	Data to be written Data to be written									

#### (2) 16-bit bus

Command name	A0	RD	WR	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	*	*	*	*	*	*	*	*	0	1	0	1	1	1	0	0	Memory write
Data to be written	1	1	0		Data to be written												Write data			

#### (14) Memory read (RAMRD) Command: 1 Parameter: Numbers of data read

When MPU reads data from the display memory, this command turns on the data read mode. Entering this command always sets the page and column addresses at the start address. After entering this command, you can read contents of the display data RAM. At the same time, this operation increments the page or column address as applicable. The data read mode is automatically cancelled if any other command is entered.

1 8-bit bus

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	0	1	0	1	1	1	0	1	
Parameter	1	0	1			Da	Data to be read					

#### (2) 16-bit bus

Command name	A0	RD	WR	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	*	*	*	*	*	*	*	*	0	1	0	1	1	1	0	1	Memory read
Data to be read	1	0	1		Data to be read													Read data		

(15) Partial in (PTLIN) Command: 1 Parameter: 2

This command and succeeding parameters specify the partial display area. This command is used to turn on partial display of the screen (dividing screen by lines) in order to save power. Since S1D15G00 processes the liquid crystal display signals on 4-line basis (block basis), the display and non-display areas are also specified on 4-bit line (block basis).

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	1	0	1	0	0	0	
Parameter1 (P1)	1	1	0	*	*	P15	P14	P13	P12	P11	P10	Start block address
Parameter2 (P2)	1	1	0	*	*	P25	P24	P23	P22	P21	P20	End block address

\*: Invalid bits irrelevant with the operation.

A block address that can be specified for the partial display must be the displayed one (don't try to specify an address not to be displayed when scrolled).

When the partial display mode is turned on, following state is introduced to S1D15G00 in the non-display area:

\* LOW is output to  $\overline{\text{DOFF}}$  pin.

\* All COM pins output VC.

\* All SEG pins output V1 or MV1.

SEG output is forced to V1 or MV1 depending on state of FR in the last display line. When FR is HIGH, V1 is output and when FR is LOW, MV1 is output. Phase of FR is constantly reversed at start of a frame.

(16) Partial out (PTLOUT) Command: 1 Parameter: 0


This command is used to exit from the partial display mode.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	0	1	0	1	0	0	1

(17) Read modify write in (RMWIN) Command: 1 Parameter: 0

This command is used along with the column address set command, page address set command and read modify write out command. This function is used when frequently modifying data to specify a specific display area such as blinking cursor. First set a specific display area using the column and page address commands. Then, enter this command to set the column and page addresses at the start address of the specific area. When this operation is complete, the column (page) address won't be modified by the display data read command. It is incremented only when the display data write command is used. You can cancel this mode by entering the read modify write out or any other command.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	1	0	0	0	0	0



(18) Read modify write out (RMWOUT) Command: 1 Parameter: 0 Entering this command cancels the read modify write mode.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	1	0	1	1	1	0


(19) Area scroll set (ASCSET) Command: 1 Parameter: 4

It is used when scrolling only the specified portion of the screen (dividing the screen by lines). This command and succeeding parameters specify the type of area scroll, FIX area and scroll area.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	1	0	1	0	1	0	
Parameter1 (P1)	1	1	0	*	*	P15	P14	P13	P12	P11	P10	Top block address
Parameter2 (P2)	1	1	0	*	*	P25	P24	P23	P22	P21	P20	Bottom block address
Parameter3 (P3)	1	1	0	*	*	P35	P34	P33	P32	P31	P30	Number of specified blocks
Parameter4 (P4)	1	1	0	*	*	*	*	*	*	P41	P40	Area scroll mode

\*: Invalid bits irrelevant with the operation.

P4: It is used to specify an area scroll mode.



Since S1D15G00 processes the liquid crystal display signals on the four-line basis (block basis), FIX and scroll areas are also specified on the four-line basis (block basis).

DDRAM address corresponding to the top FIX area is set in the block address incrementing direction starting with 0 block. DDRAM address corresponding to the bottom FIX area is set in the block address decreasing direction starting with 41st block. Other DDRAM blocks excluding the top and bottom FIX areas are assigned to the scroll + background areas.

P1: It is used to specify the top block address of the scroll + background areas. Specify the 0th block for the top screen scroll or whole screen scroll.

The scroll start block address is also set at this top block address until the scroll-start block set command specifies the address.

P2: It specifies the bottom address of the scroll + background areas. Specify the 41st block for the bottom or whole screen scroll.

Required relation between the start and end blocks (start block < end block) must be maintained.

P3: It specifies a specific number of blocks {Numbers of (Top FIX area + Scroll area) blocks - 1}. When the bottom scroll or whole screen scroll, the value is identical with P2.

You can turn on the area scroll function by executing the area scroll set command first and then specifying the display start block of the scroll area with the scroll start set command.

#### [Area Scroll Setup Example]

In the center screen scroll of 1/128 duty (display range: 128 lines = 32 blocks), if 8 lines = 2 blocks and 8 lines = 2 blocks are specified for the top and bottom FIX areas, 112 lines = 28 blocks is specified for the scroll areas, respectively, 40 lines = 10 blocks on the DDRAM are usable as the background area. Value of each parameter at this time is as shown below.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	
P1	1	1	0	*	*	0	0	0	0	1	0	Top block address = 2
P2	1	1	0	*	*	1	0	0	1	1	1	Bottom block address = 39
P3	1	1	0	*	*	0	1	1	1	0	1	Number of specific blocks = 29
P4	1	1	0	*	*	*	*	*	*	0	0	Area scroll mode = Center

\*: Invalid bits irrelevant to the operations.

(20) Scroll start address set (SCSTART) Command: 1 Parameter: 1

This command and succeeding parameter are used to specify the start block address of the scroll area. Note that you must execute this command after executing the area scroll set command. Scroll becomes available by dynamically changing the start block address.

	<b>A0</b>	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	1	0	1	0	1	1	
Parameter1 (P1)	1	1	0	*	*	P15	P14	P13	P12	P11	P10	Start block address

\*: Invalid bits irrelevant to the operations.

(21) Internal oscillation on (OSCON) Command: 1 Parameter: 0

This command turns on the internal oscillation circuit. It is valid only when the internal oscillation circuit of CLS = HIGH is used.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	0	1	0	0	0	1

(22) Internal oscillation off (OSOFF) Command: 1 Parameter: 0

It turns off the internal oscillation circuit. This circuit is turned off in the reset mode.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	0	1	0	0	1	0

(23) Power control set (PWRCTR) Command: 1 Parameter: 1

This command is used to turn on or off the liquid crystal driving power circuit, booster/step-down circuits and voltage follower circuit.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	0	0	1	0	0	0	0	0	
Parameter1 (P1)	1	1	0	*	*	*	*	P13	P12	P11	P10	LCD drive power

\*: Invalid bits irrelevant to the operations.

P10: It turns on or off the Reference voltage generation circuit.

P10 = "1": ON. P10 = "0": OFF.

P11: It turns on or off the voltage regulator and circuit voltage follower.

P11 = "1": ON. P11 = "0": OFF.

Note: 2 bits of P10 and P11 must be turned on or off simultaneously.

P12: It turns on or off the secondary booster/step-down circuit.

P12 = "1": ON. P12 = "0": OFF.

P13: It turns on the primary booster circuit.

(24) Electronic volume control (VOLCTR) Command: 1 Parameter: 2

This command is used to specify the voltage regulator circuit's electronic volume value  $\alpha$  and resistance ratio of builtin voltage regulating resistor.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	0	0	0	0	0	1	
Parameter1 (P1)	1	1	0	*	*	P15	P14	P13	P12	P11	P10	V1 volume value $\alpha$
Parameter2 (P2)	1	1	0	*	*	*	*	*	P22	P21	P20	1 + Rb/Ra

\*: Invalid bits irrelevant to the operations.

P1: It is used to specify V2 electronic volume value.

P2: It specifies resistance ratio of the internal resistor.

(25) Increment Electronic Control (VOLUP) Command: 1 Parameter: No This command increments Electronic Control value  $\alpha$  of voltage regulator circuit by 1.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	0	1	0	1	1	0

If you set the Electronic Control value to 111111, the control value is set to 000000 after this command has been executed.

(26) Decrement Electronic Control (VOLDOWN) Command: 1 Parameter: No This command decrements Electronic Control value  $\alpha$  of voltage regulator circuit by 1.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	0	1	0	1	1	1

If you set the Electronic Control value to 000000, the control value is set to 111111 after this command has been executed.

(27) Temperature gradient set (TMPGRD) Command: 1 Parameter: 5

This command is used to specify the average temperature gradient of liquid crystal drive voltage as well as the correction value  $\beta$  of the electronic volume value at the predetermined 10 temperature levels.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	0	0	0	0	0	1	0	
Parameter1 (P1)	1	1	0	*	*	*	*	*	*	P11	P10	Average temperature gradien

P11	P10	Average temperature gradient [%/°C]
0	0	-0.05
0	1	-0.1
1	0	-0.15
1	1	-0.2

(28) Control EEPROM (EPCTIN) Command: 1 Parameter: 1

This command with its parameter selects the EEPROM (S1F65170) Control mode. The parameter can be set to either Write or Read.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
Command	0	1	0	1	1	0	0	1	1	0	1	
Parameter1 (P1)	1	1	0	*	*	P5	*	*	*	*	*	Selects Write or Read.

\* Invalid bit; it is ignored during operation.

P5: Specifies data writing into or reading from the EEPROM (S1F65170) as follows. If P5=0: Read; if P5=1: Write

(29) Cancel EEPROM Control (EPCOUT) Command: 1 Parameter: 0

This command cancels the EEPROM (S1F65170) Control mode. If data is read from the EEPROM, both of Electronic Control value and built-in resistance ratio are updated by the read data.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	0	0	1	1	0	0

(30) Write Into EEPROM (EPMWR) Command: 1 Parameter: 0

This command writes the Electronic Control value and built-in resistance ratio into the EEPROM (S1F65170).

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	1	1	1	1	0	0

(31) Read From EEPROM (EPMRD) Command: 1 Parameter: 0

This command reads the Electronic Control value and built-in resistance ratio from the EEPROM (S1F65170), and temporarily stores them in S1D15G00 registers.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	1	1	1	1	1	1	0	1

(32) Read Register 1 (EPSRRD1) Command: 1 Parameter: 0

Issue the EPSRRD1 and STREAD (Status Read) commands in succession to read the Electronic Control value.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	0	1	1	1	1	1	0	0

Issue the Status Read command immediately after this command. Also, always issue the NOP command after the STREAD (Status Read) command.

(33) Read Register 1 (EPSRRD2) Command: 1 Parameter: 0

Issue the EPSRRD1 and STREAD (Status Read) commands in succession to read the built-in resistance ratio.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	0	1	1	1	1	1	0	1

Issue the Status Read command immediately after this command. Also, always issue the NOP command after the STREAD (Status Read) command.

(34) Non-operating (NOP) Command: 1 Parameter: 0 This command does not affect the operation.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	1	0	0	0	1	0	0	1	0	1

This command, however, has the function of canceling the IC test mode. Thus, it is recommended to enter it periodically to prevent malfunctioning due to noise and such.

40


# (35) Status read (STREAD) It is the command for the IC chip test. Don't try to use this command.

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
Command	0	0	1			Sta	atus d	ata			
<ol> <li>Status aft D7: Area D6: Area D5: Read D4: Scan D3: Displ D2: EEPI D1: Displ D0: Partia</li> <li>Status aft D7, D6: U D5 to D0</li> <li>Status aft D7 to D3 D2 to D0</li> </ol>	er rese scroll modif direct: ay ON ROM a ay non al disp er EPS Jndefi : Elect er EPS : Unde	t or af mode mode y writi ion I/OFF ccess mal/in lay SRRD SRRD SRRD SRRD SRRD	ter NC e iverse or 0) volume 2 opera (1 or 0	ation e cont ation	Refer Refer 0: In 0: Pag 0: OF 0: Ou 0: Inv 0: OF rol val	to P37 to P37 ge F t of ac erse F	7 (ASC 7 (ASC cess	CSET) CSET) 1: Ou 1: Co 1: Ol	ut olumn N access ormal	5	

## **10. ABSOLUTE MAXIMUM RATING**

lte	em	Symbol	Rating	Unit
Source ve	oltage (1)	Vdd,Vdd2	-0.3 to 4.0	V
Input sour	ce voltage	Vddi	-0.3 to 4.0	V
Source ve	oltage (2)	V3,Vout	-0.3 to 25.0	V
		V2,V1,VC	-0.3 to V3	
Source ve	oltage (3)	MV1	-0.3 to VDD2	V
		MVз	-10.0 to +0.5	
Input v	voltage	Vin	-0.3 to VDDI+0.5	V
Output	voltage	Vo	-0.3 to VDDI+0.5	V
Operating to	emperature	Topr	-40 to +85	°C
Storage temperature	Bare chip	Tstr	-65 to +150	°C

#### Potential Relation



- Notes: 1. Voltages are all indicated relevant to GND = 0V.
  - 2. Voltage of V3, V2, V1, VC, MV1, MV2 (GND) and MV3 must constantly meets the requirement V3≥ V2≥V1≥VC≥MV1≥MV2 (GND) ≥MV3.
  - 3. VDD and VOUT1 voltages must constantly meets the requirement VOUT1≥VDD.
  - 4. If LSI is operated beyond the absolute maximum rating, it can be damaged permanently. Normal operating conditions should conform to the electric characteristics of LSI, otherwise malfunctioning of LSI can result in addition to deterioration of its reliability.
  - 5. Definition of VDD is applicable to VDD3, VDD4 and VDD5 pins.
  - 6. Definition of GND is applicable to GND2, GND3 and GND4 pins.

# **11. ELECTRIC CHARACTERISTICS**

## **11.1 DC Characteristics**

Except where otherwise specified, GND = 0V, VDD = 2.75V, VDDI = 1.8V and  $Ta = 20^{\circ}C$  to  $85^{\circ}C$ .

## Table 11.1


lt	em	Symbol	Condition	Sta	ndard va	lue	Unit	Applicable
				Min.	Тур.	Max.		pin
Operating voltage (1)	Operable	Vdd		2.6	2.75	3.6	V	Vdd *1
Operating voltage (2)	Operable	Vddi		1.7	1.8	Vdd	V	Vddi
Operating	Operable	V3	V3 to MV3	12.0	_	21.0	V	V3
voltage (3)	Operable	V3		8.0	_	14.0	V	V3
	Operable	V2		4.0	_	7.0	V	V2
	Operable	V1		3.0	_	5.3	V	V1
	Operable	Vc		2.0	_	3.5	V	Vc
	Operable	MV1		1.0	_	1.8	V	MV1
	Operable	MV2		GND	_	GND	V	MV2
	Operable	MV3		-7.0	_	-4.0	V	MVз
High level in	nput voltage	VIHC		0.8×Vddi	_	Vddi	V	*2
				0.7×Vddi	_	Vddi	V	*3
Low level in	put voltage	VILC		0.0	_	0.2×Vddi	V	*2
				0.0	_	0.3×Vddi	V	*3
High level o	output voltage	Voн	IOH=-0.6mA	Vddi-0.4	_	Vddi	V	*4
Low level o	utput voltage	Vol	IOL=+0.6mA	0.0	_	0.4	V	*4
Input leak c	urrent	ILI	VIN=VDDI or GND	_	_	1.0	μA	*3
Output leak	current	ILO		_	_	1.0	μΑ	*4
Liquid cryst	al drive	RONseg	V2=5.0V, ∆V=0.5V	_	3.5	10	kΩ	SEGn *5
ON resistar	nce	RONcom	V3=16.0V, ∆V=0.5V	_	0.4	1.0	kΩ	COMn *5
Static currer	nt consumption	IDDQ	VDD=VDDI=3.6V,Ta=25°C	_	2	10	μA	Vdd
		I3Q	V3-MV3=18.0V,Ta=25°C	_	_	1.5	μA	V3
		I2Q	V2=6.0V,Ta=25°C	_	_	3.0	μΑ	V2
Dynamic curr	ent consumption	IDD	During RAM access 3MHz	_	1200	1600	μΑ	VDD+VDD
			During display Frame frequency 130Hz	-	500	800	μΑ	Vdd *8
			During display Frame frequency 180Hz	-	600	900	μA	Vdd *8
		Vddi	During display	_	5	20	μΑ	Vddi
Input termin	nal capacity	CI	Freq.=1MHz	_	_	15	pF	*3
Output term	ninal capacity	CO	Ta=25°C, Elemental chip	_	_	15	pF	*4
Oscillated	Internal	fosc	130Hz device	39.6	41.6	43.7	kHz	*6
frequency	oscillation		180Hz device	54.7	57.6	60.5		
			S1D15G00D10*000	29.6	31.2	32.8		
	External	fCL	130Hz device, 1/160duty	_	41.6	-	kHz	CL *6
	input		180Hz device, 1/160duty	_	57.6	-		
			S1D15G00D10*000	_	31.2	_		

## S1D15G00 Series

#### Table 11.2


	Item	Symbol	Condition	Sta	andard va	ue	Unit	Applicable
				Min.	Тур.	Max.		pin
it	Input voltage to primary booster circuit	VDD2		2.6	-	3.6	V	Vdd
circuit	Output voltage from primary booster circuit	Vout	Triple boosting, no load	7.8	-	10.8	V	Vout
supply	Primary booster circuit output impedance	Rout	Triple boosting, VDD=2.7V, C=2.2µF	—	2600	-	Ω	Vout
er s	Reference voltage	Vreg	Ta=25°C	1.16	1.20	1.24	V	*7
n power	Voltage adjusting circuit output voltage	V2	no load	4.0	-	7.0	V	V2
Built-in	Secondary boosting output voltage	V3		8.0	_	14.0	V	V3
	Secondary step-down output voltage	MV3		-7.0	-	-4.0	V	MV3

Static current consumption: While the display is in operation and the built-in power supply is turned on. Current consumed by total IC including the built-in power supply.



Condition: VDD = 2.75V, VDDI = 1.8V, frame frequency 130Hz During display, built-in power supply and built-in oscillation circuit on, built-in power supply triple boosting voltage Typical value when Ta = 25°C

Fig. 11.1 Dynamic current consumption (During display, liquid crystal drive voltage dependent)




Condition: VDD = 2.75V, VDDI = 1.8V, V2 = 6.0V During display, built-in power supply and built-in oscillation circuit on, built-in power supply triple boosting voltage Typical value when Ta = 25°C

Fig. 11.2 Dynamic current consumption (During display, frame frequency dependent)

Table 11.3 Current Consumption in Power Save Mode GND = 0V, VDD = VDDI = 1.8V, VDD = 2.75V and  $Ta = 25^{\circ}C$ .

ltem	Symbol	Condition	Standard value		Unit	Applicable	
			Min.	Тур.	Max.		pin
Sleep mode	IDDS		-	1.0	10.0	μA	Vdd, Vddi



Condition: VDD = VDDI = 3.0V, built-in power supply and built-in oscillation circuit off

Fig. 11.3 Dynamic current consumption (During display RAM access)

# Table 11.4 Relation between Oscillated Frequency fosc, Display Clock Frequency fcL and Frame Frequency of Liquid Crystal

Item	fcL	fFR
When built-in oscillation circuit is used	41.6kHz (Typ.) *1	fcL/Dividing ratio
	57.6kHz (Typ.) *2	$2 \times \text{Display duty}$
	31.2kHz (Typ.) *3	
When built-in oscillation circuit	External input (fcL)	fcL/Dividing ratio
is not used		$2 \times \text{Display duty}$

\*1: When 130Hz frame frequency device is used.

\*2: When 180Hz frame frequency device is used.

\*3: When S1D15G00D01\*000 is used.

fFR represents cycle of framing, not cycle of FR signal.

Dividing ratio and display duty are set with the display control command.


## **DC Characteristics - Supplementary Description**

- \*1: Operation is warranted if radical voltage fluctuations occur while MPU is in the process of access.
- \*2: This applies only to  $\overline{\text{RES}}$ .
- \*3: D15 to D0 (Input mode)
  - SI, SCL IF1 to IF3, A0, CS,  $\overline{RD}$  (E),  $\overline{WR}$  (R/ $\overline{W}$ ),  $\overline{RES}$ , M/S and CLS.
- \*4: D15 to D0 (Input and Output mode) CL, FR SYNC, CA, F1, F2 and DOFF.
- \*5: It represents the resistance value when 0.5V is applied across the output pin SEGn or COMn and respective power terminals (V3, V2, V1, VC, MV1 and MV2). It is specified within the range of the operating voltage (3). RON =  $0.5V/\Delta I$  ( $\Delta I$  is the current conducted when 0.5V is applied across the power supply and output pin).
- \*6: For the relation between oscillated frequency and frame frequency, refer to Table 11.4. The standard value listed in relation to the external input is a recommended value.
- \*7: This is the reference voltage source built into the IC. It is not output to the pin.
- \*8: It indicates the current consumed by the IC alone when the built-in oscillation circuit is in operation and the display is turned on. Condition: display RAM all "0", V2 = 6.0V, triple boosting voltage, no access to the MPU. It does not include current consumed by the LCD panel capacity and wiring capacity.

## **11.2 AC Characteristics**

#### System Bus

Read/write characteristics I (80 series MPU)



\*1 is when access is made with  $\overline{WR}$  and  $\overline{RD}$  when  $\overline{CS}$  is LOW. \*2 is when access is made with  $\overline{CS}$  when  $\overline{WR}$  and  $\overline{RD}$  are LOW.

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions and others
A0	tah8	Address hold time	10	_	ns	-
	tAW8	Address setup time	0	_	ns	
WR,	tCYC	Write cycle	130	_	ns	-
RD, CS	tCYC2	Read cycle	250	_	ns	
	tCCHW	Control pulse HIGH width (write)	90	_	ns	
	<b>t</b> CCHR	Control pulse HIGH width (read)	70	-	ns	
	tCCLW	Control pulse LOW width (write)	30	_	ns	
	tCCLR	Control pulse LOW width (read)	170	_	ns	
	tCW8	$\overline{CS}$ – $\overline{WR}$ , $\overline{RD}$ time	30	-	ns	
D0 to D7	tDS8	Data setup time	10	_	ns	-
	tDH8	Data hold time	20	_	ns	
	tACC8	Read access time	-	170	ns	CL=10 to 100pF
	tOH8	Output disable time	5	60	ns	

\* Rise and fall time of input signal (tr, tf) must be 15 ns maximum.

\* All timings must be specified using 30% and 70% of VDD-GND as the reference.

\* tCCLW and tCCLR are specified by the duration during which  $\overline{CS}$  as well as  $\overline{WR}$  and  $\overline{RD}$  are LOW. \* A0 timing is specified by the duration during which  $\overline{CS}$  as well as  $\overline{WR}$  and  $\overline{RD}$  are LOW.

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions and others
A0	tAH8	Address hold time	10	_	ns	_
	tAW8	Address setup time	0	-	ns	
WR,	tCYC	Write cycle	130	_	ns	_
RD, CS	tCYC2	Read cycle	300	_	ns	
	tCCHW	Control pulse HIGH width (write)	90	_	ns	
	<b>t</b> CCHR	Control pulse HIGH width (read)	90	_	ns	
	tCCLW	Control pulse LOW width (write)	30	_	ns	
	tCCLR	Control pulse LOW width (read)	200	_	ns	
	tCW8	$\overline{CS}$ – $\overline{WR}$ , $\overline{RD}$ time	30	-	ns	
D0 to D7	tDS8	Data setup time	10	-	ns	_
	tDH8	Data hold time	20	-	ns	
	tACC8	Read access time	_	200	ns	CL=10 to 100pF
	tOH8	Output disable time	5	60	ns	


Ta=-40 to  $+85^{\circ}$ C. VDD=2.6 to 3.6V. VDDI=1.7 to 2.6V

\* Rise and fall time of input signal (tr, tf) must be 15 ns maximum.

\* All timings must be specified using 30% and 70% of VDD-GND as the reference.

\* tCCLW and tCCLR are specified by the duration during which  $\overline{CS}$  as well as  $\overline{WR}$  and  $\overline{RD}$  are LOW. \* A0 timing is specified by the duration during which  $\overline{CS}$  as well as  $\overline{WR}$  and  $\overline{RD}$  are LOW.

\* Read/write characteristics II (68 series MPU)



\* 1 is when access is made with E when  $\overline{CS}$  is LOW.

\* 2 is when access is made with  $\overline{\text{CS}}$  when E is LOW.

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions and others
A0, R/W	tAH6	Address hold time	10	_	ns	_
	tAW6	Address setup time	0	_	ns	
E, <del>CS</del>	tCYC	Write cycle	130	_	ns	-
	tCYC2	Read cycle	250	_	ns	
	tCCLW	Control pulse LOW width (write)	90	_	ns	
	tCCLR	Control pulse LOW width (read)	70	_	ns	
	tCCHW	Control pulse HIGH width (write)	30	-	ns	
	<b>t</b> CCHR	Control pulse HIGH width (read)	170	-	ns	
	tCW6	CS–E time	30	_	ns	
D0 to D7	tDS6	Data setup time	10	-	ns	_
	tDH6	Data hold time	20	_	ns	
	tACC6	Read access time	_	170	ns	CL=10 to 100pF
	tOH6	Output disable time	5	60	ns	

Ta =-40 to  $+85^{\circ}$ C, VDD=2.6 to 3.6V, VDDI=2.6 to VDD

\* Rise and fall time of input signal (tr, tf) must be 15 ns maximum.

\* All timings must be specified using 30% and 70% of VDD-V<u>SS</u> as the reference.

\* tCCHW and tCCHR are specified by the duration during which  $\overline{CS}$  is LOW and E is HIGH.

\* A0 and  $R/\overline{W}$  timings are specified by the duration during which  $\overline{CS}$  is LOW and E is HIGH.


Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions
Signal	Symbol	raiametei			Unit	and others
A0, R/ <del>W</del>	tAH6	Address hold time	10	-	ns	_
	tAW6	Address setup time	0	-	ns	
E, CS	tCYC	Write cycle	130	-	ns	_
	tCYC2	Read cycle	280	_	ns	
	tCCLW	Control pulse LOW width (write)	90	-	ns	
	tCCLR	Control pulse LOW width (read)	70	_	ns	
	tCCHW	Control pulse HIGH width (write)	30	-	ns	
	<b>t</b> CCHR	Control pulse HIGH width (read)	200	_	ns	
	tCW6	$\overline{CS}$ –E time	30	-	ns	
D0 to D7	tDS6	Data setup time	10	-	ns	_
	tDH6	Data hold time	20	-	ns	
	tACC6	Read access time	_	200	ns	CL=10 to 100pF
	tOH6	Output disable time	5	60	ns	

Ta = -40 to  $+85^{\circ}$ C. VDD=2.6 to 3.6V. VDDI=1.7 to 2.6V

\* Rise and fall time of input signal (tr, tf) must be 15 ns maximum.

\* All timings must be specified using 30% and 70% of VDD-VSS as the reference.
\* tCCHW and tCCHR are specified by the duration during which CS is LOW and E is HIGH.
\* A0 and R/W timings are specified by the duration during which CS is LOW and E is HIGH.

\* Reset timing




Ta =-40 to  $+85^{\circ}$ C, VDD=2.6 to 3.6V, VDDI=1.7 to VDD

Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions and others
RES	trw	Reset pulse width	350	_	ns	
	trt	Reset cancel	350	-	ns	-

Rise and fall time of input signal (tr, tf) must be 15 ns maximum. All timings must be specified using 20% and 80% of VDD–VSS as the reference.

## \* Serial input characteristics



Ta =-40 to +85°C, VDD=2.6 to 3.6V, VDDI=1.7 to VDD


Signal	Symbol	Parameter	Min.	Max.	Unit	Measuring conditions and others
CS	tcss	CS setup time	10	-	ns	*1, *2
	tcsн	CS hold time	30	-	ns	
A0	tsas	Address setup time	90	-	ns	
*3	<b>t</b> SAH	Address hold time	20	-	ns	
SCL	tscyc	Clock cycle	50	-	ns	
	tslw	LOW width	15	-	ns	
	tshw	HIGH width	15	-	ns	
SI	tsds	Data setup time	10	_	ns	
	tSDH	Data hold time	10	-	ns	

\* 1: Rise and fall time of every input signal (tr, tf) must be 15 ns maximum.
\* 2: All timings must be specified using 30% and 70% of VDDI as the reference.
\* 3: tSAS and tSAH are applicable to the 8-bit serial interface alone.


# 12. MPU INTERFACES (EXAMPLES FOR YOUR REFERENCE)

S1D15G00 series can be directly connected to 80 series and 68 series MPU. Using a serial interface allows you to operate S1D15G00 series with fewer signal lines. In addition to interfaces (1) to (3) given below, using IF1 to IF3 pins enables to employ the 16-bit interface and 9-bit serial interface.


When initialization with  $\overline{\text{RES}}$  is complete, make sure that input pins of S1D15G00 series are correctly controlled.



(2) 68 series MPU – 8-bit interface



(3) 8-bit serial interface



## **12.1 Software Setup Examples**

## 12.1.1 When Power is Turned On

Input power (VDDI, VDD). Be sure to apply POWER-ON RESET ( $\overline{RES} = LOW$ ) <Display Setting> <<State after resetting>> Display control (DISCTL) Setting clock dividing ratio and F1/F2 drive selection: 2 dividing, 8 h Duty setting: 1/4Setting reverse rotation number of line: 11h reverse rotations Common scan direction (COMSCN) Setting scan direction: COM1 -> COM80, COM80 -> COM160 Oscillation ON (OSCON) Oscillation OFF Sleep-out (SLIPOUT) Sleep-in <Power Supply Setting> <<State after resetting>> Electronic volume control (VOLCTR) Setting volume value a : 0 Setting built-in resistance value : 0 (3.95) Temperature gradient set (TMPGRD) Setting mean temperature gradient : 0 (-0.05%/°C) Power control (PWRCTR) Setting operation of power supply circuit: All OFF <Display Setting 2> <<State after resetting>> Normal rotation of display (DISNOR)/Inversion of display (DISINV): Partial-in (PTLIN)/Partial-out (PTLOUT) Partial-out Setting fix area: 0 Area scroll set (ASSET) Setting area scroll region: 0 Setting area scroll type: Full-screen scroll Scroll start set (SCSTART) Setting scroll start address: 0 <Display Setting 3> <<State after resetting>> Data control (DATCTL) Setting normal rotation/inversion of page address: Normal rotation Setting normal rotation/inversion of column address: Normal rotation Setting direction of address scanner: Column direction Setting RGB arrangement: RGB Setting gradation: 8 gradations 256-color position set (RGBSET8) Setting color position at 256-color All 0 

$\downarrow$	
<ram setting=""></ram>	< <state after="" resetting="">&gt;</state>
Page address set (PASET)	-
Setting start page address:	0
Setting end page address:	0
Column address set (CASET)	
Setting start column address:	0
Setting end column address:	0
$\downarrow$	
<ram write=""></ram>	< <state after="" resetting="">&gt;</state>
Memory write command (RAMWR)	
Writing displayed data:	Repeat as many as the number needed and exit by entering other command.

## <Waiting (approximately 100ms)>

Ţ

Т

Wait until the power supply voltage has stabilized. Enter the power supply control command first, then wait at least 100ms before entering the display ON command when the built-in power supply circuit operates. If you do not wait, an unwanted display may appear on the liquid crystal panel.

Ļ

Display ON (DISON):

## Display OFF

\*1: When the IC is in Sleep In state, the liquid crystal drive power supply and the boosting power output and GND pin are jumpered, therefore, the Sleep Out command must be entered to cancel the Sleep state prior to turning on the built-in circuit.

(Note) If changes are unnecessary after resetting, command input is unnecessary.

#### 12.2.2 Command Input Procedure During Power Off

•When power-on reset is not used

<< IC status>>

Display off (DISOFF): display is turned off, and all of the common and segment pins become VC potential.

Liquid crystal drive power supply circuit off (PWRCTR): built-in power supply circuit stops.

Oscillation off (OSCOFF): built-in oscillation circuit stops and all the circuits inside the IC also stop.

Sleep In (SLPIN) \*2

Stop the power supply (VDDI, VDD).

- \*2: In order to discharge the capacitor connected to the liquid crystal drive power supply circuit, execute the Sleep In command to put the IC in Sleep state prior to stopping the power supply. Stop VDDI and VDD when the output of the liquid crystal drive power supply circuit has dropped sufficiently.
- •When power-on reset is used\_\_\_\_\_ Turn on the power-on reset (RES = LOW) \*3 ↓

Stop the power supply (VDDI, VDD).

\*3: Stop VDDI and VDD when the output of the liquid crystal drive power supply circuit has dropped sufficiently.

(Note)

This IC is the logic circuit of the VDD-GND and VDDI-GND power supplies, and it controls the liquid crystal output driver. If the VDDI-GND and VDD-GND power supplies are stopped with residual voltage in the liquid crystal drive power supply circuit, the liquid crystal output driver (COM, SEG) may output uncontrolled voltage. Stop VDDI and VDD when the output of the liquid crystal drive power supply circuit has dropped sufficiently.

#### 12.2.3 Sleep state

This IC goes into Sleep state when the Sleep In command and several other commands are executed. When in the Sleep state, IC power consumption will be kept to a minimum. Also, internal status including the display RAM will be maintained, the Sleep Out and several commands will resume the display state.

•Setting the Sleep state

#### << IC status>>

① Display off (DISOFF): display is turned off, and all the common segment and pins become VC potential.

<sup>(2)</sup> Liquid crystal drive power supply circuit off (PWRCTR): built-in power supply circuit stops.

③ Oscillation off (OSCOFF): built-in oscillation circuit stops and all the circuits inside the IC also stop.

Sleep In (SLPIN): commands other than (1) to (3) and display RAM content are maintained. Commands can be entered.

•Releasing the Sleep state

<<IC status>>

#### Sleep Out (SLPOUT)

Oscillation on (OSCON): built-in power supply circuit operates and liquid crystal drive potential is supplied.

Wait (approx. 100ms): wait until liquid crystal drive power supply boots and stabilizes. Wait until the power supply voltage stabilizes.

**Display on (DISON):** display comes on and the display RAM content is output.

#### 12.2.4 Refresh Sequence

Refreshing of the state setup is recommended by reentering the command parameters and the display data in order to recover from improper IC operations due to such reasons as noise. Reconfigure the following commands and parameters.

**Common scan direction (COMSCN) Oscillation on (OSCON) Sleep Out (SLPOUT) Electronic volume control (VOLCTR) Temperature gradient (TMPGRD)** Power supply control (PWRCTR) Normal (DISNOR)/Inverted display (DISINV) Partial in (PTLIN)/Partial out (PTLOUT) Area scroll set (ASCSET) Scroll start set (SCSTART) **Data control (DATCTL)** 256-color position set (RGBSET8) NOP instruction (NOP) \*1 Page address set (PASET) Column address set (CASET) Memory write command (RAMWR): display data write **Display on (DISON)** 

\*1: IC shipment inspection test state can be escaped with NOP instruction. Add this to the refresh sequence.

If display control (DISCTL) is reconfigured during display, noise may occur on the display, so omit this from the refresh sequence. Reconfigure with the display off.

#### 13. PERIPHERAL CONNECTION EXAMPLES 13.1 When EEPROM is used

In the following example, the S1D15G00D00B100 chip is used and the following parameters are set.

Power voltages: VDDI=1.8 V, VDD=2.7 V

Interface: 8-bit parallel interface


Primary boosting: 3 times

Clock: The built-in oscillator circuit is used.

V2 voltages: Set by the peripheral EEPROM

Capacitors: A bypass capacitor is used between VDD and GND pins. A voltage regulator capacitor is used between GND and each of V2, V1, VC and MV1 pins.

Connect them by observing the current consumption and voltage waveforms.




**EPSON** 

## 13.2 When peripheral split resistor is used

In the following example, the S1D15G00D01B100 chip is used and the following parameters are set.

Power voltages: VDDI=1.8 V, VDD=2.7 V Interface: 8-bit parallel interface Primary boosting: 3 times Clock: The built-in oscillator circuit is used. V2 voltages: Set by external split resistors Capacitors: A bypass capacitor is used between VDD and GND pins. A voltage regulator capacitor is used between GND and each of V2, V1, VC and MV1 pins.

Connect them by observing the current consumption and voltage waveforms.



# **14. EEPROM INTERFACE**

The S1D15G00D00\*100 and S1D15G00D05\*100 series chips provide the Write and Read functions to write the Electronic Control value and built-in resistance ratio into and read them from the peripheral EEPROM (S1F65170). Using the Write and Read functions, you can store these values appropriate to each LCP panel.

## 14.1 Conditions when EEPROM read/write is performed

- (1) The built-in oscillator circuit is already operating.
- 2 The CL division by 2 and 160 display lines have been set by the Display Control command.

## 14.2 EEPROM writing instructions

- 1. Issue the VOLCTR command to set the appropriate Electronic Control value and built-in resistance ratio.
- 2. Issue the EPCTIN command to select the Control EEPROM mode (for data writing).
- 3. Issue the EPMWR command to write data into the EEPROM.
- 4. Issue the EPCTOUT command to cancel the EEPROM Control mode.

## 14.3 EEPROM data reading instructions

- 1. Issue the EPCTIN command to select the EEPROM Control mode (for data reading).
- 2. Issue the EPMRD command to read data from the EEPROM.
- 3. Issue the EPCTOUT command to cancel the EEPROM Control mode and updates the Electronic Control value and built-in resistance ratio using the read data.

#### Miscellaneous:

The MPU can read the Electronic Control value and built-in resistance ratio by issuing a combination of EPSRRD1 or EPSRRD2 and STREAD (Status Read) commands. Notes: As the EPCTIN, EPCWR and EPCRD commands require the following processing times, use a software timer or insert a process to loop the operation by monitoring the status read value of D2 (Access to EEPROM). If these times are insufficient, the Read or Write operation may fail.

10


(1) EPCTIN 
$$\frac{5}{fosc/4}$$
 (sec)

(2) EPCWR 
$$\frac{10}{fosc/320}$$
 (sec)

$$3 \text{ EPCRD} \quad \frac{10}{fosc/4} (\text{sec})$$

## 14.4 Connection example

S1D15G00 and S1F65170 connection example. VDD for both chips is connected to the same potential.



S1D15G00D00B100

# **15. CAUTIONS**

Concerning this development specification, users are advised to pay attention to the following precautions.

- 1. This development specification is subject to modifications without previous notice.
- 2. This development specification does not grant the industrial property right or any other right, or exercising such rights.

Application examples contained in this document are intended only to help users to understand the product better. SEIKO EPSON shall not be liable to any circuitrelated problem resulted from using these examples.

Users are requested to pay attention to the following points when using S1D15G00 series.

Precautions on Light

Characteristics of semiconductor devices can be changed when exposed to light as described in the operational principles of solar batteries. Exposing this IC to light, therefore, can potentially lead to its malfunctioning.

- (1) Care must be exercised in designing the operation system and mounting the IC so that it may not be exposed light during operation
- ② Care must be exercised in designing the inspection process and handling the IC so that it may not be exposed to light during the process.
- ③ The IC must be shielded from light in the front, back and side faces.

Precautions on External Noises

- (1) Internal state of S1D15G00 can be changed when exposed to adversely affecting external factors such as excessive noises though it can maintain the command-instructed operational status and display data. Thus, you must make sure when mounting the IC and designing the operation system that measures for eliminating noises or measures protecting the IC from noises are prepared.
- ② In order to be prepared against sudden noise, it is recommended to prepare the software to perform periodic refreshing of operational state (re-setting of commands and re-transfer of display data).

#### Precautions on Mounting COG

When mounting COG, you must take into consideration of resistance component generated across the driver chip and externally connected parts (capacitor and resistor) resulting from ITO wiring. This resistance component can interfere with high-speed operation of liquid crystal display or MPU.

When mounting COG, you must take into consideration of the following three points in the module design:

- 1. To minimize resistance between the driver chip pin to the external part.
- 2. To minimize resistance at the power terminal of the driver chip.
- 3. To develop sample COG modules with varying degrees of ITO sheet resistance in order to select one with the sheet resistance allowing sufficient operational margins.