BUK98150-55

N-channel TrenchMOS logic level FET Rev. 3 — 26 April 2011

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- AEC Q101 compliant
- Electrostatically robust due to integrated protection diodes
- Low conduction losses due to low on-state resistance

1.3 Applications

Automotive and general purpose power switching

1.4 Quick reference data

Table 1. Quick reference data

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| V_{DS} | drain-source voltage | $T_j \ge 25 \mathbb{C}; T_j \le 150 \mathbb{C}$ | - | - | 55 | V |
| I_D | drain current | T _{sp} = 25 ℃ | - | - | 5.5 | Α |
| P _{tot} | total power dissipation | T _{amb} = 25 ℃ | - | - | 1.8 | W |
| Static cha | racteristics | | | | | |
| R _{DSon} | drain-source on-state resistance | $V_{GS} = 5 \text{ V}; I_D = 5 \text{ A};$ $T_j = 25 \text{ C}$ | - | 120 | 150 | mΩ |
| Avalanche | ruggedness | | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | I_D = 1.9 A; $V_{sup} \le 25$ V; R_{GS} = 50 Ω ; V_{GS} = 5 V; $T_{j(init)}$ = 25 °C; unclamped | - | - | 15 | mJ |



2. Pinning information

Table 2. Pinning information

| Pin | Symbol | Description | Simplified outline | Graphic symbol |
|-----|--------|-------------|--------------------------------|--------------------|
| 1 | G | gate | | |
| 2 | D | drain | 4 | D |
| 3 | S | source | | |
| 4 | D | drain | □ 1 □ 2 □ 3 SOT223 (SOT223) | G S S sym116 |

3. Ordering information

Table 3. Ordering information

| Type number | Package | | |
|-------------|---------|------------------------------------------------------------------|---------|
| | Name | Description | Version |
| BUK98150-55 | SOT223 | plastic surface-mounted package with increased heatsink; 4 leads | SOT223 |

4. Marking

Table 4. Marking codes

| Type number | Marking code ^[1] |
|-------------|-----------------------------|
| BUK98150-55 | 915055 |

[1] % = placeholder for manufacturing site code

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| | | <i>y</i> | | | |
|----------------------|----------------------------------------------|------------------------------------------------------------------------------------------------------|-----|-----|----------------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V_{DS} | drain-source voltage | $T_j \ge 25 \text{°C}; T_j \le 150 \text{°C}$ | - | 55 | V |
| V_{DGR} | drain-gate voltage | $R_{GS} = 20 \text{ k}\Omega$ | - | 55 | V |
| V_{GS} | gate-source voltage | | -10 | 10 | V |
| I_D | drain current | T _{sp} = 25 ℃ | - | 5.5 | Α |
| | | T _{amb} = 100 ℃ | - | 1.6 | Α |
| | | T _{amb} = 25 ℃ | - | 2.6 | Α |
| I _{DM} | peak drain current | $T_{sp} = 25 \text{°C}$; pulsed | - | 30 | Α |
| P _{tot} | total power dissipation | T _{amb} = 25 ℃ | - | 1.8 | W |
| | | T _{sp} = 25 ℃ | - | 8.3 | W |
| T _{stg} | storage temperature | | -55 | 150 | ${\mathcal C}$ |
| Tj | junction temperature | | -55 | 150 | ${\mathcal C}$ |
| Source-drai | n diode | | | | |
| Is | source current | T _{sp} = 25 ℃ | - | 5.5 | Α |
| I _{SM} | peak source current | pulsed; $T_{sp} = 25 ^{\circ}\text{C}$ | - | 30 | Α |
| Avalanche r | uggedness | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | I_D = 1.9 A; $V_{sup} \le$ 25 V; R_{GS} = 50 Ω; V_{GS} = 5 V; $T_{j(init)}$ = 25 °C; unclamped | - | 15 | mJ |
| Electrostation | c discharge | | | | |
| V _{esd} | electrostatic discharge voltage | HBM; C = 100 pF; R = 1.5 kΩ | - | 2 | kV |





Fig 1. Normalized total power dissipation as a function of mounting base temperature



V_{GS} ≥ 5 V

Fig 2. Normalized continuous drain current as a function of mounting base temperature

N-channel TrenchMOS logic level FET




Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage




Fig 4. Normalised drain-source non-repetitive avalanche energy rating; avalanche energy as a function of mounting base temperature

6. Thermal characteristics

Table 6. Thermal characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------|--------------------------------------------------|--------------------------------------|-----|-----|-----|------|
| $R_{th(j-sp)}$ | thermal resistance from junction to solder point | mounted on any printed-circuit board | - | 12 | 15 | K/W |
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | mounted on a printed-circuit board | - | - | 70 | K/W |




Fig 5. Transient thermal impedance from junction to solder point as a function of pulse duration

7. Characteristics

Table 7. Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|----------------------------------|----------------------------------------------------------------------------|-----|------|-----|------|
| Static chara | acteristics | | | | | |
| $V_{(BR)DSS}$ | drain-source | $I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | 55 | - | - | V |
| | breakdown voltage | $I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 ^{\circ}\text{C}$ | 50 | - | - | V |
| $V_{GS(th)}$ | gate-source threshold | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 ^{\circ}\text{C}$ | 1 | 1.5 | 2 | V |
| | voltage | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}$ | - | - | 2.3 | V |
| | | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 ^{\circ}\text{C}$ | 0.6 | - | - | V |
| I _{DSS} | drain leakage current | $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 0.05 | 10 | μΑ |
| | | $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 ^{\circ}\text{C}$ | - | - | 100 | μΑ |
| I _{GSS} | gate leakage current | $V_{GS} = 5 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 0.02 | 1 | μΑ |
| | | $V_{GS} = -5 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 0.02 | 1 | μΑ |
| | | V _{GS} = 5 V; V _{DS} = 0 V; T _j = 150 °C | - | - | 5 | μΑ |
| | | $V_{GS} = -5 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 150 ^{\circ}\text{C}$ | - | - | 5 | μΑ |
| R _{DSon} | drain-source on-state resistance | $V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}; T_j = 150 ^{\circ}\text{C}$ | - | - | 277 | mΩ |
| | | $V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}; T_j = 25 ^{\circ}\text{C}$ | - | 120 | 150 | mΩ |
| $V_{(BR)GSS}$ | gate-source | $V_{DS} = 0 \text{ V}; T_j = 25 \text{ C}; I_G = 1 \text{ mA}$ | 10 | - | - | V |
| | breakdown voltage | $V_{DS} = 0 \text{ V}; T_j = 25 \text{ C}; I_G = -1 \text{ mA}$ | 10 | - | - | V |
| Dynamic ch | naracteristics | | | | | |
| C _{iss} | input capacitance | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$ | - | 250 | 330 | pF |
| C _{oss} | output capacitance | $T_j = 25 ^{\circ}\mathbb{C}$ | - | 65 | 80 | pF |
| C _{rss} | reverse transfer capacitance | | - | 35 | 50 | pF |
| t _{d(on)} | turn-on delay time | $V_{DS} = 30 \text{ V}; R_L = 6 \Omega; V_{GS} = 5 \text{ V};$ | - | 11 | 17 | ns |
| t _r | rise time | $R_{G(ext)} = 10 \Omega$; $T_j = 25 $ °C; $I_D = 5 $ A | - | 38 | 60 | ns |
| t _{d(off)} | turn-off delay time | | - | 25 | 38 | ns |
| t _f | fall time | | - | 20 | 38 | ns |
| g _{fs} | transfer conductance | $V_{DS} = 25 \text{ V}; I_D = 5 \text{ A}; T_j = 25 \text{ °C}$ | 3 | 5 | - | S |
| Source-dra | in diode | | | | | |
| V_{SD} | source-drain voltage | $I_S = 2 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 0.85 | 1.1 | V |
| t _{rr} | reverse recovery time | $I_S = 2 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s};$ | - | 43 | - | ns |
| Q _r | recovered charge | $V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 0.16 | - | μC |

N-channel TrenchMOS logic level FET




Fig 6. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 7. Drain-source on-state resistance as a function of drain current; typical values




Fig 8. Transfer characteristics: drain current as a function of gate-source voltage; typical values





Fig 9. Forward transconductance as a function of drain current; typical values

NXP Semiconductors BUK98150-55

N-channel TrenchMOS logic level FET



$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

 $I_D = 5 A; V_{GS} = 5 V$

Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 11. Gate-source threshold voltage as a function of junction temperature





Fig 12. Sub-threshold drain current as a function of gate-source voltage



 $V_{GS} = 0 V$; f = 1 MHz

Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

NXP Semiconductors BUK98150-55

N-channel TrenchMOS logic level FET




Fig 14. Gate-source voltage as a function of gate charge; typical values




Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values

8 of 13

8. Package outline




Fig 16. Package outline SOT223 (SOT223)

BUK98150-55

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

BUK98150-55

N-channel TrenchMOS logic level FET

9. Revision history

Table 8. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|-----------------|-------------------------------------------------|----------------------------|-------------------------|-----------------------------|
| BUK98150-55 v.3 | 20110426 | Product data sheet | - | BUK98150-55_2 |
| Modifications: | The format of of NXP Semice | | lesigned to comply with | the new identity guidelines |
| | Legal texts have | ve been adapted to the new | company name where | appropriate. |
| BUK98150-55_2 | 19980201 | Product specification | - | - |

N-channel TrenchMOS logic level FET

10. Legal information

10.1 Data sheet status

| Document status [1] [2] | Product status [3] | Definition |
|--------------------------------|--------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions'
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet

10.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the

NXP Semiconductors BUK98150-55

N-channel TrenchMOS logic level FET

Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BUK98150-55

NXP Semiconductors

N-channel TrenchMOS logic level FET

12. Contents

| Product profile |
|--------------------------|
| General description |
| Features and benefits1 |
| Applications1 |
| Quick reference data1 |
| Pinning information2 |
| Ordering information2 |
| Marking2 |
| Limiting values3 |
| Thermal characteristics4 |
| Characteristics5 |
| Package outline9 |
| Revision history10 |
| Legal information11 |
| Data sheet status |
| Definitions11 |
| Disclaimers |
| Trademarks |
| Contact information12 |
| |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.