# **High Frequency, Ultra Performance Oscillator**



#### **Features**

- Any frequency between 80.000001 and 220 MHz accurate to 6 decimal places
- 100% pin-to-pin drop-in replacement to quartz-based oscillators
- Ultra low phase jitter: 0.5 ps (12 kHz to 20 MHz)
- Frequency stability as low as ±10 PPM
- Industrial or extended commercial temperature range
- LVCMOS/LVTTL compatible output
- Standby or output enable modes
- Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm<sup>2</sup>
- Outstanding silicon reliability of 2 FIT or 500 million hour MTBF
- Pb-free, RoHS and REACH compliant
- Ultra short lead time

### **Applications**

- SATA, SAS, Ethernet, 10-Gigabit Ethernet, SONET, PCI Express, video, Wireless
- Computing, storage, networking, telecom, industrial control







#### **Electrical Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Output Frequency Range	f	80.000001	-	220	MHz	
Frequency Stability	F_stab	-10	_	+10	PPM	Inclusive of Initial tolerance at 25 °C, and variations over
		-20	_	+20	PPM	operating temperature, rated power supply voltage and load
		-25	_	+25	PPM	
		-50	_	+50	PPM	
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial
		-40	-	+85	°C	Industrial
Supply Voltage	Vdd	1.71	1.8	1.89	V	Supply voltages between 2.5V and 3.3V can be supported.
		2.25	2.5	2.75	V	Contact SiTime for guaranteed performance specs for supply voltages not specified in this table.
		2.52	2.8	3.08	V	
		2.97	3.3	3.63	V	
Current Consumption	ldd	-	34	36	mA	No load condition, f = 100 MHz, Vdd = 2.5V, 2.8V or 3.3V
		-	30	33	mA	No load condition, f = 100 MHz, Vdd = 1.8V
OE Disable Current	I_OD	-	-	31	mA	Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled Down
		_	_	30	mA	Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down
Standby Current	I_std	-	_	70	μА	Vdd = 2.5V, 2.8V or 3.3V, $\overline{ST}$ = GND, output is Weakly Pulled Down
		_	-	10	μΑ	Vdd = 1.8 V. ST = GND, output is Weakly Pulled Down
Duty Cycle	DC	45	-	55	%	f <= 165 MHz, all Vdds.
		40	_	60	%	f > 165 MHz, all Vdds.
Rise/Fall Time	Tr, Tf	-	1.2	2	ns	15 pF load, 10% - 90% Vdd
Output Voltage High	VOH	90%	-	-	Vdd	IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V) IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)
Output Voltage Low	VOL	-	-	10%	Vdd	
Input Voltage High	VIH	70%	-	-	Vdd	Pin 1, OE or ST
Input Voltage Low	VIL	-	-	30%	Vdd	Pin 1, OE or ST
Input Pull-up Impedance	Z_in	-	100	250	kΩ	Pin 1, OE logic high or logic low, or ST logic high
		2	-	-	МΩ	Pin 1, ST logic low
Startup Time	T_start	-	7	10	ms	Measured from the time Vdd reaches its rated minimum value
OE Enable/Disable Time	T_oe	-	-	115	ns	f = 80 MHz, For other frequencies, T_oe = 100 ns + 3 cycles
Resume Time	T_resume	-	-	10	ms	In standby mode, measured from the time $\overline{ST}$ pin crosses 50% threshold. Refer to Figure 5.
RMS Period Jitter	T_jitt	-	1.5	2	ps	f = 156.25 MHz, Vdd = 2.5V, 2.8V or 3.3V
		-	2	3	ps	f = 156.25 MHz, Vdd = 1.8V
RMS Phase Jitter (random)	T_phj	-	0.5	1	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz
First year Aging	F_aging	-1.5	_	+1.5	PPM	25°C
10-year Aging		-5	_	+5	PPM	25°C

#### Note:

Sunnyvale, CA 94085 SiTime Corporation 990 Almanor Avenue www.sitime.com Rev. 1.0 Revised August 3, 2012

<sup>1.</sup> All electrical specifications in the above table are specified with 15 pF ±10% output load and for all Vdd(s) unless otherwise stated.

<sup>2.</sup> Contact SiTime for custom drive strength to drive higher or multiple load, or SoftEdge™ option for EMI reduction.


# **High Frequency, Ultra Performance Oscillator**



The Smart Timing Choice™

### **Pin Configuration**

Pin	Symbol	Functionality		
		Output Enable	H or Open <sup>[3]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled.	
1	.   02, 0.	Standby	H or Open <sup>[3]</sup> : specified frequency output L: output is low (weak pull down). Device goes to sleep mode. Supply current reduces to I_std.	
2	GND	Power	Electrical ground	
3	OUT	Output	Oscillator output	
4	VDD	Power	Power supply voltage	



#### Note

3. A pull-up resistor of <10 k $\Omega$  between OE/  $\overline{\text{ST}}$  pin and Vdd is recommended in high noise environment

#### **Absolute Maximum**

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
VDD	-0.5	4	V
Electrostatic Discharge	-	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C

#### **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJA, 2 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050	191	263	30
5032	97	199	24
3225	109	212	27
2520	117	222	26

### **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C



### **Phase Noise Plot**




Figure 1. Phase Noise, 156.25 MHz, 3.3V, LVCMOS Output

### **Test Circuit and Waveform**




Figure 2. Test Circuit

Figure 3. Waveform

- Duty Cycle is computed as Duty Cycle = TH/Period.
   SiT8209 supports the configurable duty cycle feature. For custom duty cycle at any given frequency, contact SiTime.



### **Timing Diagram**



NO Glitch first cycle CLK Output T\_start: Time to start from power-off

Figure 4. Startup Timing (OE/ST Mode)






Figure 5. Standby Resume Timing (ST Mode Only)



T\_OE: Time to re-enable the clock output



T\_OE: Time to put the output drive in High Z mode

Figure 6. OE Enable Timing (OE Mode Only)

Figure 7. OE Disable Timing (OE Mode Only)

#### Note:

- 6. SiT8209 supports NO RUNT pulses and No glitches during startup or resume.7. SiT8209 supports gated output which is accurate within rated frequency stability from the first cycle.



The Smart Timing Choice™

#### **Performance Plots**




Figure 8. Idd vs Frequency




Figure 9. RMS Period Jitter vs Frequency




Figure 10. Duty Cycle vs Frequency




Figure 11. RMS Phase Jitter vs Frequency




Figure 12. Idd vs Temperature, 100 MHz Output




Figure 13. Rise Time vs Temperature, 100 MHz Output

#### Note


8. All plots are measured with 15pF load at room temperature, unless otherwise stated.

# **High Frequency, Ultra Performance Oscillator**



The Smart Timing Choice™

#### **Dimensions and Patterns**



#### Notes


9. Top marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device. 10. A capacitor of value 0.1 µF between Vdd and GND is recommended.

# **High Frequency, Ultra Performance Oscillator**



### **Ordering Information**

The Part No. Guide is for reference only. To customize and build an exact part number, use the SiTime Part Number Generator.



#### Note:

11. Contact SiTime for custom drive strength to drive higher or multiple load, or SoftEdge™ option for EMI reduction.

#### **Additional Information**

Document	Description	Download Link
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	http://www.sitime.com/component/docman/doc_download/85-manu facturing-notes-for-sitime-oscillators
Qualification Reports	RoHS report, reliability reports, composition reports	http://www.sitime.com/support/quality-and-reliability
Performance Reports	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	http://www.sitime.com/support/performance-measurement-report
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes

© SiTime Corporation 2012. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.