


**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010


#### **Product Description**

The KXUD9 is a tri-axis silicon micromachined accelerometer with a user selectable full-scale output range of  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 6g$  or  $\pm 8g$ . The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which further utilizes common mode cancellation to decrease errors from process variation, temperature, and environmental stress. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit. A separate ASIC device packaged with the sense element provides signal conditioning, self-test, and temperature compensation. The accelerometer is delivered in a 3 x 3 x 0.9 mm LGA plastic package operating from a 1.8 – 3.6V DC supply.



Either I<sup>2</sup>C or SPI interfaces can be used to communicate to the chip to trigger A/D conversions or manage power consumption.

#### **Functional Diagram**





**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Product Specifications**

Table 1. Mechanical

(specifications are for operation at 1.8V and T = 25C unless stated otherwise)

· ·	meters	Units	Min	Typical	Max
Operating Temperatu	ire Range	ōС	-40	-	85
Zero-g Offset		counts	1905	2048	2191
Zero-g Offset Variation	on from RT over Temp.	mg/ºC		0.5	
	FS1=1, FS0=1 (± 2g)		794	819	844
Sensitivity <sup>1</sup>	FS1=1, FS0=0 (± 4g)	counts/g	390	410	430
Sensitivity	FS1=0, FS0=1 (± 6g)	counts/g	257	273	289
	FS1=0, FS0=0 (± 8g)		189	205	221
Sensitivity Variation from RT over Temp.		%/ºC		0.01 (xy)	
Sensitivity variation i	ioni iti over remp.	76/ <b>O</b>		0.04 (z)	
Offset Ratiometric Er	%		0.4		
Sensitivity Ratiometri	c Error ( $V_{dd} = 1.8V \pm 5\%$ )	%		0.7	
				0.6 (x)	
Self Test Output char	nge on Activation	g		0.5 (y)	
				0.4 (z)	
Mechanical Resonan	ce (-3dB) <sup>2</sup>	Hz		3500 (xy)	
iviechanical nesonance (-50b)		112		1800 (z)	
Non-Linearity	% of FS		0.1		
Cross Axis Sensitivity		%		2	
Noise Density (on filt	er pins)	μg / √Hz		750	

#### Notes:

- 1. User selectable from CTRL\_REGC
- 2. Resonance as defined by the dampened mechanical sensor.



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### Table 2. Electrical

(specifications are for operation at 1.8V and T = 25C unless stated otherwise)

Parameters Supply Voltage (V <sub>dd</sub> ) Operating			Min	Typical	Max
Supply Voltage (V <sub>dd</sub> )	V	1.8	1.8	3.6	
I/O Pads Supply Volta	ge (V <sub>IO</sub> )	V	1.7		$V_{dd}$
Current Consumption	Operating (full power)	^	120	220	320
Current Consumption	Standby	μΑ		0.3	
Output Low Voltage <sup>1</sup>		V	-	-	0.3 * V <sub>io</sub>
Output High Voltage		V	0.9 * V <sub>io</sub>	-	-
Input Low Voltage		V	-	-	0.2 * V <sub>io</sub>
Input High Voltage	Input High Voltage			-	-
Input Pull-down Curre	Input Pull-down Current			0	
	LPF (-3dB) = 50Hz			15.9	
Dames Ha Time 2	LPF (-3dB) = 100Hz			8.0	
Power Up Time <sup>2</sup>	LPF (-3dB) = 500Hz	ms		1.6	
	LPF $(-3dB) = 1,000Hz$			0.8	
	LPF $(-3dB) = 2,000Hz$			0.4	
A/D Conversion time		μS		200	
SPI Communication Rate <sup>3</sup>		MHz			1
I <sup>2</sup> C Communication Ra	kHz			400	
Bandwidth (-3dB) <sup>4</sup>		Hz	40	50	60

#### Notes:

- 1. Assuming I<sup>2</sup>C communication and minimum 1.5kΩ pull-up resistor on SCL and SDA.
- 2. Power up time is determined after the enabling of the part and is determined by the low-pass filter (LPF) set in CTRL\_REGC.
- 3. SPI Communication Rate can be optimized for faster communication per the SPI timing diagram below.
- 4. Factory programmable to have a switched capacitor low pass filter at 2kHz, 1kHz, 500Hz, 100Hz, 50Hz or no low pass filter. Optionally, the user can define with in CTRL\_REGC. Maximum defined by the frequency response of the sensors.



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **KXUD9 SPI Timing Diagram**




Table 3. SPI Timing

Number	Description	MIN	MAX	Units
-	Enable transition from low to high after Vdd above 1.6V	1		ms
t <sub>1</sub>	nCS low to first SCLK setup time	130	-	ns
$t_2$	SCLK pulse width: high (Does not apply to the last bit of a byte.)	130	-	ns
t <sub>3</sub>	SCLK pulse width: low (Does not apply to the last bit of a byte.)	130	-	ns
$t_4$	SCLK pulse width: high (Only on last bit of a byte.)	200	-	ns
$t_5$	SCLK pulse width: low (Only on last bit of a byte.)	350	-	ns
t <sub>6</sub>	nCS low after the final SCLK falling edge	350	-	ns
$t_7$	nCS pulse width: high	130	-	ns
t <sub>8</sub>	SDI valid to SCLK rising edge	10	-	ns
t <sub>9</sub>	SCLK rising edge to SDI invalid	100	-	ns
t <sub>10</sub>	SCLK falling edge to SDO valid	-	130	ns
t <sub>11</sub>	SCLK falling edge to SDO invalid	0	_	ns
Notes	Recommended SPI SCLK	1	-	us
Notes	A/D conversion SCLK hold (t <sub>5</sub> )	200	-	us



PART NUMBER:

KXUD9-4100 Rev. 1 Nov-2010

**Table 4. Environmental** 

Paran	neters	Units	Min	Typical	Max
Supply Voltage (V <sub>dd</sub> )	Absolute Limits	V	-0.3	-	6.0
Operating Temperatur	e Range	ōC	-40	-	85
Storage Temperature	Range	ōC	-55	-	150
Mech. Shock (powered	d and unpowered)	g	-	-	5000 for 0.5ms 10000 for 0.2ms
ESD HBM		V	-	-	2000



Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device.



This product conforms to Directive 2002/95/EC of the European Parliament and of the Council of the European Union (RoHS). Specifically, this product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), or polybrominated diphenyl ethers (PBDE) above the maximum concentration values (MCV) by weight in any of its homogenous materials. Homogenous materials are "of uniform

composition throughout."



This product is halogen-free per IEC 61249-2-21. Specifically, the materials used in this product contain a maximum total halogen content of 1500 ppm with less than 900-ppm bromine and less than 900-ppm chlorine.

#### **Soldering**

Soldering recommendations are available upon request or from www.kionix.com.



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Application Schematic**




Table 5. KXUD9 Pin Descriptions

Pin	Name	Description
1	IO Vdd	The power supply input for the digital communication bus
2	DNC	Reserved – Do Not Connect
3	AUX IN	Auxiliary Input for analog/digital conversion
4	GND	Ground
5	Vdd	The power supply input. Decouple this pin to ground with a 0.1uF ceramic capacitor.
6	nCS	SPI Enable $I^2$ C/SPI mode selection (1 = $I^2$ C mode, 0 = SPI mode)
7	DNC	Reserved – Do Not Connect
8	ADDR/SDI	I <sup>2</sup> C programmable address bit/SPI Serial Data Input
9	SCL/SCLK	I <sup>2</sup> C Serial Clock/SPI Serial Clock
10	SDA/SD0	I <sup>2</sup> C Serial Data/SPI Serial Data Output



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Test Specifications**



Special Characteristics:

These characteristics have been identified as being critical to the customer. Every part is tested to verify its conformance to specification prior to shipment.

**Table 6. Test Specifications** 

Parameter	Specification	Test Conditions
Zero-g Offset @ RT	2048 +/- 143 counts	25C, Vdd = 1.8 V
Sensitivity @ RT	819 +/- 25 counts/g	25C, Vdd = 1.8 V
Current Consumption Operating	120 <= ldd <= 320 uA	25C, Vdd = 1.8 V




**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Package Dimensions and Orientation**

3 x 3 x 0.9 mm LGA




All dimensions and tolerances conform to ASME Y14.5M-1994



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### Orientation



When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase.

### Static X/Y/Z Output Response versus Orientation to Earth's surface (1-g): FS1=1, FS0=1 ( $\pm 2g$ )

Position	1	2	3	4	5	6
Diagram					Тор	Bottom
					Bottom	Тор
X	2048	2867	2048	1229	2048	2048
	counts	counts	counts	counts	counts	counts
Υ	2867	2048	1229	2048	2048	2048
	counts	counts	counts	counts	counts	counts
Z	2048	2048	2048	2048	2867	1229
	counts	counts	counts	counts	counts	counts
X-Polarity	0	+	0	-	0	0
Y-Polarity	+	0	-	0	0	0
Z-Polarity	0	0	0	0	+	-





**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **KXUD9 Digital Interfaces**

The Kionix KXUD9 digital accelerometer has the ability to communicate on both I<sup>2</sup>C and SPI digital serial interface busses. This flexibility allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers. In doing so, all of the digital communication pins have shared responsibilities.

The serial interface terms and descriptions as indicated in Table 7 below will be observed throughout this document.

Term	Description
Transmitter	The device that transmits data to the bus.
Receiver	The device that receives data from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the Master.

**Table 7.** Serial Interface Terminologies

#### I<sup>2</sup>C Serial Interface

The KXUD9 has the ability to communicate on an I<sup>2</sup>C bus. I<sup>2</sup>C is primarily used for synchronous serial communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides the serial clock signal and addresses Slave devices on the bus. The KXUD9 always operates as a Slave device during standard Master-Slave I<sup>2</sup>C operation as shown in Figure 1 on the following page.

I<sup>2</sup>C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock that is provided by the Master, but can be held low by any Slave device, putting the Master into a wait condition. SDA is a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I<sup>2</sup>C bus is considered free when both lines are high.



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010




Figure 1 Multiple KXUD9 I<sup>2</sup>C Connection

#### I<sup>2</sup>C Operation

Transactions on the I<sup>2</sup>C bus begin after the Master transmits a start condition (S), which is defined as a high-to-low transition on the data line while the SCL line is held high. The bus is considered busy after this condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be receiving data '1' from the Slave or transmitting data '0' to the Slave. When a Slave Address is sent, each device on the bus compares the seven MSBs with its internally-stored address. If they match, the device considers itself addressed by the Master. The KXUD9's Slave Address is comprised of a programmable part and a fixed part, which allows for connection of multiple KXUD9's to the same I<sup>2</sup>C bus. The Slave Address associated with the KXUD9 is 001100X, where the programmable bit, X, is determined by the assignment of ADDR (pin 8) to GND or Vdd. Figure 1 above shows how two KXUD9's would be implemented on an I<sup>2</sup>C bus.

It is mandatory that receiving devices acknowledge (ACK) each transaction. Therefore, the transmitter must release the SDA line during this ACK pulse. The receiver then pulls the data line low so that it remains stable low during the high period of the ACK clock pulse. A receiver that has been addressed, whether it is Master or Slave, is obliged to generate an ACK after each byte of data has been received. To conclude a transaction,



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

the Master must transmit a stop condition (P) by transitioning the SDA line from low to high while SCL is high. The I<sup>2</sup>C bus is now free.

#### Writing to a KXUD9 8-bit Register

Upon power up, the Master must write to the KXUD9's control registers to set its operational mode. Therefore, when writing to a control register on the I²C bus, as shown Sequence 1 on the following page, the following protocol must be observed: After a start condition, SAD+W transmission, and the KXUD9 ACK has been returned, an 8-bit Register Address (RA) command is transmitted by the Master. This command is telling the KXUD9 to which 8-bit register the Master will be writing the data. Since this is I²C mode, the MSB of the RA command should always be zero (0). The KXUD9 acknowledges the RA and the Master transmits the data to be stored in the 8-bit register. The KXUD9 acknowledges that it has received the data and the Master transmits a stop condition (P) to end the data transfer. The data sent to the KXUD9 is now stored in the appropriate register. The KXUD9 automatically increments the received RA commands and, therefore, multiple bytes of data can be written to sequential registers after each Slave ACK as shown in Sequence 2 on the following page.

#### Reading from a KXUD9 8-bit Register

When reading data from a KXUD9 8-bit register on the I<sup>2</sup>C bus, as shown in Sequence 3 on the next page, the following protocol must be observed: The Master first transmits a start condition (S) and the appropriate Slave Address (SAD) with the LSB set at '0' to write. The KXUD9 acknowledges and the Master transmits the 8-bit RA of the register it wants to read. The KXUD9 again acknowledges, and the Master transmits a repeated start condition (Sr). After the repeated start condition, the Master addresses the KXUD9 with a '1' in the LSB (SAD+R) to read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The Master does not acknowledge (NACK) it received the transmitted data, but transmits a stop condition to end the data transfer. Note that the KXUD9 automatically increments through its sequential registers, allowing data reads from multiple registers following a single SAD+R command as shown below in Sequence 4 on the following page.

If a receiver cannot transmit or receive another complete byte of data until it has performed some other function, it can hold SCL low to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases SCL. For instance, after the Master has requested to read acceleration data from the KXUD9, the KXUD9 can hold SCL low to force the Master into a wait state while it completes the A/D conversion. After the A/D conversion, the KXUD9 will release SCL and transmit the acceleration data to the Master. Note that the KXUD9 will hold for A/D conversions only if the CLKhld bit is set in CTRL\_REGB.

#### **Data Transfer Sequences**

The following information clearly illustrates the variety of data transfers that can occur on the I<sup>2</sup>C bus and how the Master and Slave interact during these transfers. Table 8 on the following page defines the I<sup>2</sup>C terms used during the data transfers.

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com - info@kionix.com



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

Term	Definition
S	Start Condition
Sr	Repeated Start Condition
SAD	Slave Address
W	Write Bit
R	Read Bit
ACK	Acknowledge
NACK	Not Acknowledge
RA	Register Address
Data	Transmitted/Received Data
Р	Stop Condition

Table 8. I<sup>2</sup>C Terms

#### **Sequence 1.** The Master is writing one byte to the Slave.

Master	S	SAD + W		RA		DATA		Р
Slave			ACK		ACK		ACK	

#### **Sequence 2.** The Master is writing multiple bytes to the Slave.

Ma	aster	S	SAD + W		RA		DATA		DATA		Р
SI	ave			ACK		ACK		ACK		ACK	

#### **Sequence 3.** The Master is receiving one byte of data from the Slave.

Master	S	SAD + W		RA		Sr	SAD + R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

#### **Sequence 4.** The Master is receiving multiple bytes of data from the Slave.

Master	S	SAD + W		RA		Sr	SAD + R			ACK		NACK	Р
Slave			ACK		ACK			ACK	DATA		DATA		

#### **Sequence 5.** The Master is receiving acceleration bytes from the Slave (ADDR = 0, CLKhld = 1).

Master	S	0x30h		0x00h	2	200µs	Sr	0x31h			ACK	
Slave			ACK		ACK	CLKhld			ACK	XOUT_H		XOUT_L



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

Master	ACK		ACK		ACK		ACK		NACK	Р
Slave		YOUT_H		YOUT_L		ZOUT_H		ZOUT_L		

#### SPI Interface

The KXUD9 also utilizes an integrated Serial Peripheral Interface (SPI) for digital communication. The SPI interface is primarily used for synchronous serial communication between one Master device and one or more Slave devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip Select (nCS). The KXUD9 always operates as a Slave device during standard Master-Slave SPI operation.

SPI is a 4-wire synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes low at the start of transmission and goes back high at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share a master SPI port as shown in Figure 2 below.




Figure 2 KXUD9 SPI Connections



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Read and Write Control Registers**

The control registers embedded in the KXUD9 have 8-bit addresses. Upon power up, the Master must write to the accelerometer's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the user-defined, operational-mode byte. The MSB (Most Significant Bit) of the control register address byte will indicate "0" when writing to the register and "1" when reading from the register. This operation occurs over 16 clock cycles. All commands are sent MSB first, and the host must return nCS high for at least 130ns before the next data request. Figure 3 below shows the timing diagram for carrying out the 8-bit control register write operation.




Figure 3 Timing Diagram for 8-Bit Control Register Write Operation

In order to read an 8-bit control register, an 8-bit read command must be written to the accelerometer to initiate the read. The MSB of this control register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the command, the accelerometer returns the 8-bit operational-mode data stored in the appropriate control register. This operation also occurs over 16 clock cycles. All returned data is sent MSB first, and the host must return nCS high for at least 130ns before the next data request. Figure 4 shows the timing diagram for an 8-bit control register read operation.




Figure 4 Timing Diagram for 8-Bit Control Register Read Operation

#### **Accelerometer Read Back Operation**

The KXUD9 has an onboard 12-bit ADC that can sample, convert and read back sensor data at any time. Transmission of an 8-bit axis-conversion command (see Table 10) begins on the falling edge of nCS. The



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

MSB of this command indicates if you are writing to (0) or reading from (1) the register. After the eight clock cycles used to send the command, the host must hold SCLK low for at least 200µs during the A/D conversion time. Note that all returned data is sent MSB first. Once the data is received, nCS must be returned high for at least 130ns before the next data request. Figure 5 on the following page shows the timing and diagram for the accelerometer 12-bit ADC read operation.

The Read Back Operation is a 3-byte SPI command. The first byte of SDI contains the command to convert one of the axes. The second and third bytes of SDO contain the 12 bits of the A/D result plus four bits of padding in the LSB to make a total of 16 bits. See Figure 6 below.




Figure 5 Timing Diagram for an A/D conversion and 12-Bit data read operation.




Figure 6 Register Diagram for 12-Bit ADC Read Operation

#### **Digital Accelerometer SPI Sequence**

An example of a SPI sequence for reading sensor data using the auto-increment feature is as follows:

- Power up digital accelerometer
- nCS low to select
- Write operational mode commands to the 8-bit control registers CTRL REGB and CTRL REGC
- nCS high for at least 130ns
- nCS low to select
- Send convert axis command



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

There should be a minimum of 200µs between the command byte and readback bytes in order to give the A/D conversion adequate time to complete.

- The 12-bit A/D data is read to the second and third SDO bytes. The KXUD9 auto-increments register transmits on SDO. Therefore, Y-axis, Z-axis, AuxOut, CTRL REGC and CTRL REGB will follow the two X-axis bytes automatically.
- After receiving the last byte of required data, return nCS high for at least 130ns to reset the autoincrement.
- Repeat data read cycle
- Recommend reading X-axis, Y-axis, Z-axis, and the three Control Registers for each read cycle to verify the mode selections and status

#### **KXUD9 Embedded Registers**

The KXUD9 has 11 embedded 8-bit registers that are accessible by the user. This section contains the addresses and describes bit functions all embedded registers. Table 9 and Table 10 below list the accessible 8-bit registers and their addresses when in I<sup>2</sup>C mode and SPI Mode.

	Туре	Add	ress
Register Name	Read/Write	Hex	Binary
XOUT_H	R	0x00	0000 0000
XOUT_L	R	0x01	0000 0001
YOUT_H	R	0x02	0000 0010
YOUT_L	R	0x03	0000 0011
ZOUT_H	R	0x04	0000 0100
ZOUT_L	R	0x05	0000 0101
AUXOUT_H	R	0x06	0000 0110
AUXOUT_L	R	0x07	0000 0111
-	-	XXXX	XXXX XXXX
-	-	XXXX	XXXX XXXX
Reset_write	W	0x0A	0000 1010
-	-	XXXX	XXXX XXXX
CTRL_REGC	R/W	0x0C	0000 1100
CTRL_REGB	R/W	0x0D	0000 1101

**Table 9.** I<sup>2</sup>C Mode Register Map



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

	Туре	Read /	Address	Write A	ddress
Register Name	Read/Write	Hex	Binary	Hex	Binary
XOUT_H	R	0x80	1000 0000	XXXX	XXXX XXXX
XOUT_L	R	0x81	1000 0001	XXXX	XXXX XXXX
YOUT_H	R	0x82	1000 0010	XXXX	XXXX XXXX
YOUT_L	R	0x83	1000 0011	XXXX	XXXX XXXX
ZOUT_H	R	0x84	1000 0100	XXXX	XXXX XXXX
ZOUT_L	R	0x85	1000 0101	XXXX	XXXX XXXX
AUXOUT_H	R	0x86	1000 0110	XXXX	XXXX XXXX
AUXOUT_L	R	0x87	1000 0111	XXXX	XXXX XXXX
-	-	XXXX	XXXX XXXX	XXXX	XXXX XXXX
-	-	XXXX	XXXX XXXX	XXXX	XXXX XXXX
Reset_write	W	XXXX	XXXX XXXX	0x0A	0000 1010
-	-	xxxx	XXXX XXXX	XXXX	XXXX XXXX
CTRL_REGC	R/W	0x8C	1000 1100	0x0C	0000 1100
CTRL_REGB	R/W	0x8D	1000 1101	0x0D	0000 1101

Table 10. SPI Mode Register Map

#### **Register Descriptions**

#### **XOUT H**

X-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
XOUTD11	XOUTD10	XOUTD9	XOUTD8	XOUTD7	XOUTD6	XOUTD5	XOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I<sup>2</sup>C Address: 0x00h SPI Read Address: 0x80h

#### **XOUT L**

X-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R
XOUTD3	XOUTD2	XOUTD1	XOUTD0	Χ	Χ	Χ	Χ
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I<sup>2</sup>C Address: 0x01h SPI Read Address: 0x81h



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### YOUT H

Y-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
YOUTD11	YOUTD10	YOUTD9	YOUTD8	YOUTD7	YOUTD6	YOUTD5	YOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I<sup>2</sup>C Address: 0x02h

SPI Read Address: 0x82h

#### YOUT L

Y-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R	
YOUTD3	YOUTD2	YOUTD1	YOUTD0	Χ	Χ	Χ	Χ	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_

I<sup>2</sup>C Address: 0x03h

SPI Read Address: 0x83h

#### **ZOUT H**

Z-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
ZOUTD11	ZOUTD10	ZOUTD9	ZOUTD8	ZOUTD7	ZOUTD6	ZOUTD5	ZOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I<sup>2</sup>C Address: 0x04h SPI Read Address: 0x84h

#### ZOUT\_L

Z-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R
ZOUTD3	ZOUTD2	ZOUTD1	ZOUTD0	Χ	Х	Χ	Χ
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I2C Address: 0x05h SPI Read Address: 0x85h



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **AUXOUT H**

Auxiliary output most significant byte

R	R	R	R	R	R	R	R
AUXOUTD11	AUXOUTD10	AUXOUTD9	AUXOUTD8	AUXOUTD7	AUXOUTD6	AUXOUTD5	AUXOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I<sup>2</sup>C Address: 0x06h SPI Read Address: 0x86h

#### **AUXOUT L**

Auxiliary output least significant byte

R	R	R	R	R	R	R	R
AUXOUTD3	AUXOUTD2	AUXOUTD1	AUXOUTD0	Χ	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

I2C Address: 0x07h SPI Read Address: 0x87h

#### Reset write

When the key (11001010) is written to this register the offset, sensitivity and temperature correction values will be loaded into RAM and used for all further measurements. This is also accomplished at power-up by an internal power-up reset circuit.

_	W	W	W	W	W	W	W	W
	1	1	0	0	1	0	1	0
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						_		

I<sup>2</sup>C Address: 0x0Ah SPI Write Address: 0x0Ah

#### CTRL\_REGC

Read/write control register: Factory programmed power up/reset default value (0xE1h)

R/W	Reset Value							
LP2	LP1	LP0	0	0	0	FS1	FS0	11100001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	•

I<sup>2</sup>C Address: 0x0Ch

SPI Read Address: 0x8Ch SPI Write Address: 0x0Ch

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com - info@kionix.com



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

**FS0** is the first of two bits used to select the full scale sensing range of the accelerometer. See Table 11 below.

**FS1** is the second of two bits used to select the full scale sensing range of the accelerometer. See Table 11 below.

FS1	FS0	Full Scale Range	12-bit Sensitivity
0	0	+/-8 g	205 counts/g
0	1	+/-6 g	273 counts/g
1	0	+/-4 g	410 counts/g
1	1	+/-2 g	819 counts/g

Table 11. Full Scale Range

**LP0** is the first of three bits used to select the operational bandwidth of the accelerometer. See Table 13 below.

**LP1** is the second of three bits used to select the operational bandwidth of the accelerometer. See Table 13 below.

**LP2** is the third of three bits used to select the operational bandwidth of the accelerometer. See Table 13 below.

LP2	LP1	LP0	Filter Corner Frequency
0	0	0	No Filter
0	0	1	2000 Hz
0	1	0	2000 Hz
0	1	1	2000 Hz
1	0	0	1000 Hz
1	0	1	500 Hz
1	1	0	100 Hz
1	1	1	50 Hz

Table 13. Operational Bandwidth



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **CTRL REGB**

Read/write control register: Factory programmed power up/reset default value (0x40h)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CLKhld	ENABLE	ST	0	0	0	0	0	01000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_

I<sup>2</sup>C Address: 0x0Dh

SPI Read Address: 0x8Dh SPI Write Address: 0x0Dh

**ST** activates the self-test function for the sensor elements on all three axes. A correctly functioning KXUD9 will increase all channel outputs when Self test = 1 and Enable = 1. This bit can be read or written.

Enable powers up the KXUD9 for operation.

Enable = 1 - normal operation

Enable = 0 - low-power standby

**CLKhId** allows the KXUD9 to hold the serial clock, SCL, low in  ${}^{\rho}C$  mode to force the transmitter into a wait state during A/D conversions.

CLKhld = 1 - SCL held low during A/D conversions

CLKhld = 0 - SCL unaffected

CLKhld should be set to 0 when Enable is set to 0 (disabled) to prevent potential holding of the CLK line.



**PART NUMBER:** 

KXUD9-4100 Rev. 1 Nov-2010

#### **Revision History**

REVISION	DESCRIPTION	DATE
1	Initial release	01-Nov-2010

"Kionix" is a registered trademark of Kionix, Inc. Products described herein are protected by patents issued or pending. No license is granted by implication or otherwise under any patent or other rights of Kionix. The information contained herein is believed to be accurate and reliable but is not guaranteed. Kionix does not assume responsibility for its use or distribution. Kionix also reserves the right to change product specifications or discontinue this product at any time without prior notice. This publication supersedes and replaces all information previously supplied.