

# 4096MB DDR3 – SDRAM Ultra Low Profile ECC DIMM

240 Pin unbuffered ECC DIMM

SGU04G72H1BD2MT-CCRT

4096MB PC3-10600 in FBGA Technology

RoHS compliant

Options:

- Data Rate / Latency Marking  
 DDR3 1333 MT/s CL9 -CC  
 DDR3 1066 MT/s CL7 -BB
  
- Module density  
 4096MB with 18 dies and 2 ranks
  
- Standard Grade (T<sub>A</sub>) 0°C to 70°C  
(T<sub>c</sub>) 0°C to 85°C


Environmental Requirements:

- Operating temperature (ambient)  
 Standard Grade 0°C to 70°C
  
- Operating Humidity  
 10% to 90% relative humidity, noncondensing
- Operating Pressure  
 105 to 69 kPa (up to 10000 ft.)
- Storage Temperature  
 -55°C to 100°C
- Storage Humidity  
 5% to 95% relative humidity, noncondensing
- Storage Pressure  
 1682 PSI (up to 5000 ft.) at 50°C

Features:

- 240-pin 72-bit DDR3 unbuffered Dual-In-Line Double Data Rate Synchronous DRAM module
- Module organization: dual rank 512M x 72
- V<sub>DD</sub> = 1.5V ±0.075V, V<sub>DDQ</sub> 1.5V ±0.075V
- 1.5V I/O ( SSTL\_15 compatible)
- Ultra Low Profile (ULP)
- Supports ECC error detection and correction
- On-board I2C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- Gold-contact pads
- This module is fully pin and functional compatible to the JEDEC PC3-10600 spec. and JEDEC- Standard MO-269. (see [www.jedec.org](http://www.jedec.org))
- The pcb and all components are manufactured according to the RoHS compliance specification [EU Directive 2002/95/EC Restriction of Hazardous Substances (RoHS)]
  
- **DDR3 - SDRAM component Micron MT41J256M8HX-15E:D**
- 256Mx8 DDR3 SDRAM in PG-TFBGA-78 package
- V<sub>DD</sub> = 1.5V ±0.075V, V<sub>DDQ</sub> 1.5V ±0.075V
- 1.5V I/O ( SSTL\_15 compatible)
- 8-bit-prefetch architecture
- Programmable CAS Latency, CAS Write Latency, Additive Latency, Burst Length and Burst Type.
- On-Die-Termination (ODT) and Dynamic ODT for improved signal integrity.
- Refresh. Self Refresh and Power Down Modes.
- ZQ Calibration for output driver and ODT.
- System Level Timing Calibration Support via Write Leveling and Multi Purpose Register (MPR) Read Pattern.

Figure: mechanical dimensions<sup>1</sup>



<sup>1</sup>if no tolerances specified ± 0.15mm

This Swissbit module is an industry standard 240-pin 8-byte DDR3 SDRAM Dual-In-line Memory Module (UDIMM) which is organized as x72 high speed CMOS memory arrays. The module uses internally configured octal-bank DDR3 SDRAM devices. The module uses double data rate architecture to achieve high-speed operation. DDR3 SDRAM modules operate from a differential clock (CK and CK#). READ and WRITE accesses to a DDR3 SDRAM module is burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The burst length is either four or eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of a burst access. The DDR3 SDRAM devices have a multibank architecture which allows a concurrent operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving "power-down" mode. All inputs and all full drive-strength outputs are SSTL\_15 compatible.

The DDR3 SDRAM module uses the serial presence detect (SPD) function implemented via serial EEPROM using the standard I<sup>2</sup>C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes are utilized by the DIMM manufacturer (Swissbit) to identify the module type, the module's organization and several timing parameters. The second 128 bytes are available to the end user.

### Module Configuration

Organization	DDR3 SDRAMs used	Row Addr.	Device Bank Addr.	Col. Addr.	Refresh	Module Bank Select
512M x 72bit	18 x 256M x 8bit (2048Mbit)	15	BA0, BA1, BA2	10	8k	S0#, S1#

### Module Dimensions

in mm

133.35 (long) x 17.75 (high) x 4.00 [max] (thickness)

### Timing Parameters

Part Number	Module Density	Transfer Rate	Clock Cycle/Data bit rate	Latency
SGU04G72H1BD2MT-BBRT	4096 MB	8.5 GB/s	1.87ns/1066MT/s	7-7-7
SGU04G72H1BD2MT-CCRT	4096 MB	10.6 GB/s	1.5ns/1333MT/s	9-9-9

### Pin Name

A0 – A9, A11, A13 – A14	Address Inputs
A10/AP	Address Input / Autoprecharge Bit
A12/BC	Address Input / Burst chop
BA0 – BA2	Bank Address Inputs
DQ0 – DQ63	Data Input / Output
CB0 – CB7	Data check bits Input / Output
DM0 – DM8	Input Data Mask
DQS0 – DQS8	Data Strobe, positive line
DQS0# - DQS8#	Data Strobe, negative line (only used when differential data strobe mode is enabled)
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CKE0 – CKE1	Clock Enable
S0#, S1#	Chip Select
CK0 – CK1	Clock Inputs, positive line

CK0# - CK1#	Clock Inputs, negative line
Event#	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical
V <sub>DD</sub>	Supply Voltage (1.5V± 0.075V)
V <sub>REFDQ</sub>	Reference voltage: DQ, DM (VDD/2)
V <sub>REFCA</sub>	Reference voltage: Control, command, and address (VDD/2)
V <sub>SS</sub>	Ground
V <sub>TT</sub>	Termination voltage: Used for control, command, and address (VDD/2).
V <sub>DDSPD</sub>	Serial EEPROM Positive Power Supply
SCL	Serial Clock for Presence Detect
SDA	Serial Data Out for Presence Detect
SA0 – SA1	Presence Detect Address Inputs
ODT0, ODT1	On-Die Termination
NC	No Connection

**Pin Configuration**


Frontside									
PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
Pin 1	V <sub>REFDQ</sub>	Pin 27	DQ18	Pin 49	NC	Pin 75	V <sub>DD</sub>	Pin 101	V <sub>SS</sub>
Pin 2	V <sub>SS</sub>	Pin 28	DQ19	Pin 50	CKE0	Pin 76	S1#	Pin 102	DQS6#
Pin 3	DQ0	Pin 29	V <sub>SS</sub>	Pin 51	V <sub>DD</sub>	Pin 77	ODT1	Pin 103	DQS6
Pin 4	DQ1	Pin 30	DQ24	Pin 52	BA2	Pin 78	V <sub>DD</sub>	Pin 104	V <sub>SS</sub>
Pin 5	V <sub>SS</sub>	Pin 31	DQ25	Pin 53	NC(Err_Out#)	Pin 79	NC(S2#)	Pin 105	DQ50
Pin 6	DQS0#	Pin 32	V <sub>SS</sub>	Pin 54	V <sub>DD</sub>	Pin 80	V <sub>SS</sub>	Pin 106	DQ51
Pin 7	DQS0	Pin 33	DQS3#	Pin 55	A11	Pin 81	DQ32	Pin 107	V <sub>SS</sub>
Pin 8	V <sub>SS</sub>	Pin 34	DQS3	Pin 56	A7	Pin 82	DQ33	Pin 108	DQ56
Pin 9	DQ2	Pin 35	V <sub>SS</sub>	Pin 57	V <sub>DD</sub>	Pin 83	V <sub>SS</sub>	Pin 109	DQ57
Pin 10	DQ3	Pin 36	DQ26	Pin 58	A5	Pin 84	DQS4#	Pin 110	V <sub>SS</sub>
Pin 11	V <sub>SS</sub>	Pin 37	DQ27	Pin 59	A4	Pin 85	DQS4	Pin 111	DQS7#
Pin 12	DQ8	Pin 38	V <sub>SS</sub>	Pin 60	V <sub>DD</sub>	Pin 86	V <sub>SS</sub>	Pin 112	DQS7
Pin 13	DQ9	Pin 39	CB0	Pin 61	A2	Pin 87	DQ34	Pin 113	V <sub>SS</sub>
Pin 14	V <sub>SS</sub>	Pin 40	CB1	Pin 62	V <sub>DD</sub>	Pin 88	DQ35	Pin 114	DQ58
Pin 15	DQS1#	Pin 41	V <sub>SS</sub>	Pin 63	CK1	Pin 89	V <sub>SS</sub>	Pin 115	DQ59
Pin 16	DQS1	Pin 42	DQS8#	Pin 64	CK1#	Pin 90	DQ40	Pin 116	V <sub>SS</sub>
Pin 17	V <sub>SS</sub>	Pin 43	DQS8	Pin 65	V <sub>DD</sub>	Pin 91	DQ41	Pin 117	SA0
Pin 18	DQ10	Pin 44	V <sub>SS</sub>	Pin 66	V <sub>DD</sub>	Pin 92	V <sub>SS</sub>	Pin 118	SCL
Pin 19	DQ11	Pin 45	CB2	Pin 67	V <sub>REFCA</sub>	Pin 93	DQS5#	Pin 119	SA2
Pin 20	V <sub>SS</sub>	Pin 46	CB3	Pin 68	NC(Par_In)	Pin 94	DQS5	Pin 120	V <sub>TT</sub>
Pin 21	DQ16	Pin 47	V <sub>SS</sub>	Pin 69	V <sub>DD</sub>	Pin 95	V <sub>SS</sub>		
Pin 22	DQ17	Pin 48	NC	Pin 70	A10/ AP	Pin 96	DQ42		
Pin 23	V <sub>SS</sub>			Pin 71	BA0	Pin 97	DQ43		
Pin 24	DQS2#			Pin 72	V <sub>DD</sub>	Pin 98	V <sub>SS</sub>		
Pin 25	DQS2			Pin 73	WE#	Pin 99	DQ48		
Pin 26	V <sub>SS</sub>			Pin 74	CAS#	Pin 100	DQ49		

Signals in brackets (...) may be connected at the DIMM socket, but are not used on the DIMM

Backside									
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
Pin 121	V <sub>SS</sub>	Pin 147	DQ23	Pin 169	CKE1	Pin 195	ODT0	Pin 221	DM6(DQS15)
Pin 122	DQ4	Pin 148	V <sub>SS</sub>	Pin 170	V <sub>DD</sub>	Pin 196	A13	Pin 222	NC(DQS15#)
Pin 123	DQ5	Pin 149	DQ28	Pin 171	NC(A15)	Pin 197	V <sub>DD</sub>	Pin 223	V <sub>SS</sub>
Pin 124	V <sub>SS</sub>	Pin 150	DQ29	Pin 172	A14	Pin 198	NC(S3#)	Pin 224	DQ54
Pin 125	DM0(DQS9)	Pin 151	V <sub>SS</sub>	Pin 173	V <sub>DD</sub>	Pin 199	V <sub>SS</sub>	Pin 225	DQ55
Pin 126	NC(DQS9#)	Pin 152	DM3(DQS12)	Pin 174	A12, BC	Pin 200	DQ36	Pin 226	V <sub>SS</sub>
Pin 127	V <sub>SS</sub>	Pin 153	NC(DQS12#)	Pin 175	A9	Pin 201	DQ37	Pin 227	DQ60
Pin 128	DQ6	Pin 154	V <sub>SS</sub>	Pin 176	V <sub>DD</sub>	Pin 202	V <sub>SS</sub>	Pin 228	DQ61
Pin 129	DQ7	Pin 155	DQ30	Pin 177	A8	Pin 203	DM4(DQS13)	Pin 229	V <sub>SS</sub>
Pin 130	V <sub>SS</sub>	Pin 156	DQ31	Pin 178	A6	Pin 204	NC(DQS13#)	Pin 230	DM7(DQS16)
Pin 131	DQ12	Pin 157	V <sub>SS</sub>	Pin 179	V <sub>DD</sub>	Pin 205	V <sub>SS</sub>	Pin 231	NC(DQS16#)
Pin 132	DQ13	Pin 158	CB4	Pin 180	A3	Pin 206	DQ38	Pin 232	V <sub>SS</sub>
Pin 133	V <sub>SS</sub>	Pin 159	CB5	Pin 181	A1	Pin 207	DQ39	Pin 233	DQ62
Pin 134	DM1(DQS10)	Pin 160	V <sub>SS</sub>	Pin 182	V <sub>DD</sub>	Pin 208	V <sub>SS</sub>	Pin 234	DQ63
Pin 135	NC(DQS10#)	Pin 161	DM8(DQS17)	Pin 183	V <sub>DD</sub>	Pin 209	DQ44	Pin 235	V <sub>SS</sub>
Pin 136	V <sub>SS</sub>	Pin 162	NC(DQS17#)	Pin 184	CK0	Pin 210	DQ45	Pin 236	VDD <sub>SPD</sub>
Pin 137	DQ14	Pin 163	V <sub>SS</sub>	Pin 185	CK0#	Pin 211	V <sub>SS</sub>	Pin 237	SA1
Pin 138	DQ15	Pin 164	CB6	Pin 186	V <sub>DD</sub>	Pin 212	DM5(DQS14)	Pin 238	SDA
Pin 139	V <sub>SS</sub>	Pin 165	CB7	Pin 187	NC	Pin 213	NC(DQS14#)	Pin 239	V <sub>SS</sub>
Pin 140	DQ20	Pin 166	V <sub>SS</sub>	Pin 188	A0	Pin 214	V <sub>SS</sub>	Pin 240	V <sub>TT</sub>
Pin 141	DQ21	Pin 167	NC(TEST)	Pin 189	V <sub>DD</sub>	Pin 215	DQ46		
Pin 142	V <sub>SS</sub>	Pin 168	RESET#	Pin 190	BA1	Pin 216	DQ47		
Pin 143	DM2(DQS11)			Pin 191	V <sub>DD</sub>	Pin 217	V <sub>SS</sub>		
Pin 144	NC(DQS11#)			Pin 192	RAS#	Pin 218	DQ52		
Pin 145	V <sub>SS</sub>			Pin 193	S0#	Pin 219	DQ53		
Pin 146	DQ22			Pin 194	V <sub>DD</sub>	Pin 220	V <sub>SS</sub>		

Signals in brackets (...) may be connected at the DIMM socket, but are not used on the DIMM

**FUNCTIONAL BLOCK DIAGRAM 4096MB DDR3 SDRAM DIMM,  
2 RANKS AND 18 COMPONENTS**



- BA0-BA2 → BA0-BA2: SDRAM D0-D17
- A0-A14 → A0-A14: SDRAM D0-D17
- RAS → RAS: SDRAM D0-D17
- CAS → CAS: SDRAM D0-D17
- WE → WE: SDRAM D0-D17
- ODT0 → ODT: SDRAM D0-D8
- ODT1 → ODT: SDRAM D9-D17
- CKE0 → CKE: SDRAM D0-D8
- CKE1 → CKE: SDRAM D9-D17
- CK0,CK1 → CK: SDRAM D0-D17
- CK0,CK1 → CK: SDRAM D0-D17
- RESET → RESET: SDRAM D0-D17

Notes:

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DQS/ODT/DM/CKE/S relationship must be maintained as shown.
3. DQ, DM, DQS/DQS resistors: Refer to associated topology diagram.
4. Refer to the appropriate clock wiring topology under the DIMM wiring details section of the JEDEC document.
5. For each DRAM, a unique ZQ resistor is connected to GND. The ZQ resistor is 240Ω±1%.
6. Refer to associated figure for SPD details.

**MAXIMUM ELECTRICAL DC CHARACTERISTICS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$V_{DD}$	-0.4	1.975	V
I/O Supply Voltage	$V_{DDQ}$	-0.4	1.975	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	-0.4	1.975	V
Voltage on any pin relative to $V_{SS}$	$V_{in}, V_{out}$	-0.4	1.975	V
<b>INPUT LEAKAGE CURRENT</b> Any input $0V \leq V_{IN} \leq V_{DD}$ , $V_{REF}$ pin $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = 0V)	$I_I$			$\mu A$
Command/Address RAS#, CAS#, WE#, S#, CKE		-16	16	
CK, CK#		-16	16	
DM		-2	2	
<b>OUTPUT LEAKAGE CURRENT</b> (DQ's and ODT are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	$I_{OZ}$	-5	5	$\mu A$
DQ, DQS, DQS#				
$V_{REF}$ LEAKAGE CURRENT ; $V_{REF}$ is on a valid level	$I_{VREF}$	-8	8	$\mu A$

**DC OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	NOM	MAX	UNITS
Supply Voltage	$V_{DD}$	1.425	1.5	1.575	V
I/O Supply Voltage	$V_{DDQ}$	1.425	1.5	1.575	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	1.425	1.5	1.575	V
I/O Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.50 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V
I/O Termination Voltage (system)	$V_{TT}$	$0.49 \times V_{DDQ} - 20mV$	$0.50 \times V_{DDQ}$	$0.51 \times V_{DDQ} + 20mV$	V
Input High (Logic 1) Voltage	$V_{IH(DC)}$	$V_{REF} + 0.1$		$V_{DDQ} + 0.3$	V
Input Low (Logic 0) Voltage	$V_{IL(DC)}$	-0.3		$V_{REF} - 0.1$	V

**AC INPUT OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage	$V_{IH(AC)}$	$V_{REF} + 0.175$	-	V
Input Low (Logic 0) Voltage	$V_{IL(AC)}$	-	$V_{REF} - 0.175$	V

**CAPACITANCE**

At DDR3 data rates, it is recommended to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

**I<sub>DD</sub> Specifications and Conditions**

 (0°C ≤ T<sub>CASE</sub> ≤ + 85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

Parameter & Test Condition	Symbol	max.		Unit	
		10600-999	8500-777		
<b>OPERATING CURRENT *) :</b> One device bank Active-Precharge; t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; DQ inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I <sub>DD0</sub>	648	603	mA	
<b>OPERATING CURRENT *) :</b> One device bank; Active-Read-Precharge; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MIN (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address inputs changing once every two clock cycles; Data Pattern is same as I <sub>DD4W</sub>	I <sub>DD1</sub>	783	738	mA	
<b>PRECHARGE POWER-DOWN CURRENT:</b> All device banks idle; Power-down mode; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	Fast Exit	I <sub>DD2P</sub>	360	360	mA
	Slow Exit		216	216	
<b>PRECHARGE QUIET STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	I <sub>DD2Q</sub>	540	540	mA	
<b>PRECHARGE STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD2N</sub>	630	540	mA	
<b>ACTIVE POWER-DOWN CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub> (always fast exit)	I <sub>DD3P</sub>	540	540	mA	
<b>ACTIVE STANDBY CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD3N</sub>	990	900	mA	
<b>OPERATING READ CURRENT:</b> All device banks open, Continuous burst reads; One module rank active; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD4R</sub>	1143	1008	mA	

Parameter & Test Condition	Symbol	max.		Unit
		10600-999	8500-777	
<b>OPERATING WRITE CURRENT:</b> All device banks open, Continuous burst writes; One module rank active; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD4W</sub>	1368	1143	mA
<b>BURST REFRESH CURRENT:</b> t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); refresh command at every t <sub>RFC</sub> (I <sub>DD</sub> ) interval, CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD5</sub>	3060	3060	mA
<b>SELF REFRESH CURRENT:</b> CK and CK# at 0V; CKE ≤ 0.2V; All other Control and Address bus inputs are floating at V <sub>REF</sub> ; DQ's are floating at V <sub>REF</sub>	I <sub>DD6</sub>	216	216	mA
<b>OPERATING CURRENT*) :</b> Four device bank interleaving READs, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = t <sub>RCD</sub> (I <sub>DD</sub> ) - 1 x t <sub>CK</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are not changing during DESELECT; DQ inputs changing once per clock cycle	I <sub>DD7</sub>	1998	1638	mA

\*) Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

**TIMING VALUES USED FOR I<sub>DD</sub> MEASUREMENT**

I <sub>DD</sub> MEASUREMENT CONDITIONS			
SYMBOL	10600-999	8500-777	Unit
CL (I <sub>DD</sub> )	9	7	t <sub>CK</sub>
t <sub>RCD</sub> (I <sub>DD</sub> )	13.5	13.125	ns
t <sub>RC</sub> (I <sub>DD</sub> )	49.5	50.625	ns
t <sub>RRD</sub> (I <sub>DD</sub> )	6	7.5	ns
t <sub>CK</sub> (I <sub>DD</sub> )	1.5	1,87	ns
t <sub>RAS</sub> MIN (I <sub>DD</sub> )	36	37.5	ns
t <sub>RAS</sub> MAX (I <sub>DD</sub> )	70,200	70,200	ns
t <sub>RP</sub> (I <sub>DD</sub> )	13.5	13.125	ns
t <sub>RFC</sub> (I <sub>DD</sub> )	110	110	ns



**DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**
 $(0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}; V_{\text{DDQ}} = +1.5\text{V} \pm 0.075\text{V}, V_{\text{DD}} = +1.5\text{V} \pm 0.075\text{V})$ 

AC CHARACTERISTICS		10600-999		8500-777		Unit	
PARAMETER	SYMBOL	MIN	MAX	Min	MAX		
Clock cycle time	CL = 10	$t_{\text{CK}}(10)$	1.5	<1.875	-	-	ns
	CL = 9	$t_{\text{CK}}(9)$	1.5	<1.875	-	-	ns
	CL = 8	$t_{\text{CK}}(8)$	1.875	<2.5	-	-	ns
	CL = 7	$t_{\text{CK}}(7)$	1.875	<2.5	1.875	<2.5	ns
	CL = 6	$t_{\text{CK}}(6)$	2.5	3.3	2.5	3.3	ns
CK high-level width	$t_{\text{CH}}(\text{avg})$	0.47	0.53	0.47	0.53	$t_{\text{CK}}$	
CK low-level width	$t_{\text{CL}}(\text{avg})$	0.47	0.53	0.47	0.53	$t_{\text{CK}}$	
Data-out high-impedance window from CK/CK#	$t_{\text{HZ}}$		250		300	ps	
Data-out low-impedance window from CK/CK#	$t_{\text{LZ}}$	-500	250	-600	300	ps	
DQ and DM input setup time relative to DQS	$t_{\text{DS}}(\text{Base})$	30		25		ps	
DQ and DM input hold time relative to DQS	$t_{\text{DH}}(\text{Base})$	65		100		ps	
DQ and DM input setup time relative to DQS $V_{\text{REF}}=1\text{V/ns}$	$t_{\text{DS}1\text{V}}$	180		200		ps	
DQ and DM input hold time relative to DQS $V_{\text{REF}}=1\text{V/ns}$	$t_{\text{DH}1\text{V}}$	165		200		ps	
DQ and DM input pulse width ( for each input )	$t_{\text{DIPW}}$	400		490		ps	
DQS, DQS# to DQ skew, per access	$t_{\text{DQSQ}}$		125		150	ps	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	$t_{\text{QH}}$	0.38		0.38		$t_{\text{CK}}(\text{AVG})$	
DQS input high pulse width	$t_{\text{DQSH}}$	0.45	0.55	0.45	0.55	$t_{\text{CK}}$	
DQS input low pulse width	$t_{\text{DQSL}}$	0.45	0.55	0.45	0.55	$t_{\text{CK}}$	
DQS, DQS# rising to/from CK, CK#	$t_{\text{DQSCK}}$	-255	255	-300	300	ps	
DQS, DQS# rising to/from CK, CK# when DLL disabled	$t_{\text{DQSCK}}(\text{DLL DIS})$	1	10	1	10	ns	
DQS falling edge to CK rising - setup time	$t_{\text{DSS}}$	0.2		0.2		$t_{\text{CK}}$	
DQS falling edge from CK rising - hold time	$t_{\text{DSH}}$	0.2		0.2		$t_{\text{CK}}$	
DQS read preamble	$t_{\text{RPRE}}$	0.9	Note1	0.9	Note1	$t_{\text{CK}}$	
DQS read postamble	$t_{\text{RPST}}$	0.3	Note2	0.3	Note2	$t_{\text{CK}}$	
DQS write preamble	$t_{\text{WPRE}}$	0.9		0.9		$t_{\text{CK}}$	
DQS write postamble	$t_{\text{WPST}}$	0.3		0.3		$t_{\text{CK}}$	
Positive DQS latching edge to associated clock edge	$t_{\text{DQSS}}$	- 0.25	+ 0.25	- 0.25	+ 0.25	$t_{\text{CK}}$	
Address and control input pulse width ( for each input )	$t_{\text{IPW}}$	620		780		ps	
CTRL, CMD, Addr setup to CK, CK#	$t_{\text{IS}}(\text{Base})$	65		125		ps	
CTRL, CMD, Addr setup to CK, CK# $V_{\text{REF}} @ 1\text{V/ns}$	$t_{\text{IS}}(1\text{V})$	240		300		ps	

- 1 The maximum preamble is bound by  $t_{\text{LZDQS}}(\text{MAX})$
- 2 The maximum postamble is bound by  $t_{\text{HZDQS}}(\text{MAX})$

**DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**

 (0°C ≤ T<sub>CASE</sub> ≤ + 85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)


AC CHARACTERISTICS		10600-999		8500-777		Unit
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
CTRL, CMD, Addr hold to CK, CK#	t <sub>IH(Base)</sub>	140		200		ps
CTRL, CMD, Addr hold to CK, CK# V <sub>REF</sub> @ 1V/ns	t <sub>IH(1V)</sub>	240		300		ps
CAS# to CAS# command delay	t <sub>CCD</sub>	4		4		t <sub>CK</sub>
ACTIVE to ACTIVE (same bank) command period	t <sub>RC</sub>	49.5		50.625		ns
ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	max 4nCK,10ns		max 4nCK,7.5ns		ns
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	13.5		13.125		ns
Four bank Activate period	t <sub>FAW</sub>	1K Page size 30		37.5		ns
2K Page size		45		50		
ACTIVE to PRECHARGE command	t <sub>RAS</sub>	36	70,200	37.5	70,200	ns
Internal READ to precharge command delay	t <sub>RTP</sub>	max 4nCK,7.5ns		max 4nCK,7.5ns		ns
Write recovery time	t <sub>WR</sub>	15		15		ns
Auto precharge write recovery + precharge time	t <sub>DAL</sub>	t <sub>WR</sub> + t <sub>RP</sub> /t <sub>CK</sub>		t <sub>WR</sub> + t <sub>RP</sub> /t <sub>CK</sub>		ns
Internal WRITE to READ command delay	t <sub>WTR</sub>	max 4nCK,7.5ns		max 4nCK,7.5ns		ns
PRECHARGE command period	t <sub>RP</sub>	15		13.125		ns
LOAD MODE command cycle time	t <sub>MRD</sub>	4		4		t <sub>CK</sub>
REFRESH to ACTIVE or REFRESH to REFRESH command interval	t <sub>RFC</sub>	110	70,200	110	70,200	ns
Average periodic refresh interval	t <sub>REFI</sub>		7.8		7.8	μs
				3.9		
RTT turn-on from ODTL on reference	t <sub>AON</sub>	-250	250	-300	300	ps
RTT turn-on from ODTL off reference	t <sub>AOF</sub>	0.3	0.7	0.3	0.7	t <sub>CK</sub>
Asynchronous RTT turn-on delay (power Down with DLL off)	t <sub>AONPD</sub>	2	8,5	2	8,5	ns
Asynchronous RTT turn-off delay (power Down with DLL off)	t <sub>AOFFPD</sub>	2	8,5	2	8,5	ns
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	0.3	0.7	t <sub>CK</sub>
Exit self refresh to commands not requiring a locked DLL	t <sub>XS</sub>	max 5nCK,tR FC + 10ns		max 5nCK,tR FC + 10ns		ns
Write levelling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	t <sub>WLS</sub>	195		245		ps
Write levelling setup from rising DQS, DQS# crossing to rising CK, CK# crossing	t <sub>WLH</sub>	195		245		ps
First DQS, DQS# rising edge	t <sub>WLMRD</sub>	40		40		t <sub>CK</sub>
DQS, DQS# delay	t <sub>WLDQSEN</sub>	25		25		t <sub>CK</sub>

**DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**

(0°C ≤ T<sub>CASE</sub> ≤ +85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

AC CHARACTERISTICS		10600-999		8500-777		
PARAMETER	SYMBOL	MIN	MAX	Min	MAX	Unit
Exit reset from CKE HIGH to a valid command	t <sub>XPR</sub>	max 5nCK, t <sub>RFC</sub> + 10ns		max 5nCK, t <sub>RFC</sub> + 10ns		
Begin power supply ramp to power supplies stable	t <sub>VDDPR</sub>		200		200	ms
RESET# LOW to power supplies stable	t <sub>RPS</sub>		200		200	ms
RESET# LOW to I/O and RTT High-Z	t <sub>IOz</sub>		20		20	ns
Exit precharge power-down to any non-READ command	t <sub>XP</sub>	max 3nCK,6ns		max 3nCK,7.5ns		
CKE minimum high/low time	t <sub>CKE</sub>	max 3nCK, 5.625ns		max 3nCK, 5.625ns		

**Temperature Sensor with Serial Presence-Detect EEPROM**



**Temperature Sensor with Serial Presence-Detect EEPROM Operating Conditions**

Parameter / Condition	Symbol	Min	Max	Unit
Supply voltage	V <sub>DDSPD</sub>	+3	+3.6	V
Supply current: V <sub>dd</sub> = 3.3V	I <sub>DD</sub>		+2.0	mA
Input high voltage: Logic 1; SCL, SDA	V <sub>ih</sub>	+1.45	V <sub>DDSPD</sub> + 1	V
Input low voltage: Logic 0; SCL, SDA	V <sub>il</sub>	-	550	mV
Output low voltage: I <sub>out</sub> = 2.1mA	V <sub>ol</sub>	-	400	mV
Input current	I <sub>in</sub>	-5.0	5.0	µA
Temperature sensing range		TBD	TBD	°C
Temperature sensor accuracy		TBD	TBD	°C

**A.C. Characteristics of Temperature Sensor**
 $V_{CC} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ 

Symbol	Parameter / Condition	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	10	400	kHz
t <sub>BUF</sub>	Bus Free Time Between STOP and START	1300		ns
t <sub>F</sub>	SDA fall time		300	ns
t <sub>R</sub>	SDA rise time		300	ns
t <sub>HD:DAT</sub>	Data hold time (accepted for Input Data)	0		ns
	Data Hold Time (guaranteed for Output Data)	300	900	ns
t <sub>H:STA</sub>	Start condition hold time	600		ns
t <sub>HIGH</sub>	High Period of SCL	600		ns
t <sub>LOW</sub>	Low Period of SCL	1300		ns
t <sub>SU:DAT</sub>	Data setup time	100		ns
t <sub>SU:STA</sub>	Start condition setup time	600		ns
t <sub>SU:STO</sub>	Stop condition setup time	600		ns
t <sub>TIMEOUT</sub>	SMBus SCL Clock Low Timeout	25	35	ms
t <sub>i</sub>	Noise Pulse Filtered at SCL and SDA Inputs		100	ns
t <sub>WR</sub>	Write Cycle Time		5	ms
t <sub>PU</sub>	Power-up Delay to Valid Temperature Recording		100	ms

**Temperature Characteristics of Temperature Sensor**
 $V_{CC} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ 

Parameter	Test Conditions/Comments	Max	Unit
Temperature Reading Error Class B, JC42.4 compliant	+75°C ≤ T <sub>A</sub> ≤ +95°C, active range	±1.0	°C
	+40°C ≤ T <sub>A</sub> ≤ +125°C, monitor range	±2.0	°C
	-40°C ≤ T <sub>A</sub> ≤ +125°C, sensing range	±3.0	°C
ADC Resolution		12	Bits
Temperature Resolution		0.0625	°C
Conversion Time		100	Ms
Thermal Resistance <sup>1</sup> θ <sub>JA</sub>	Junction-to-Ambient (Still Air)	92	°C/W

<sup>1</sup> Power Dissipation is defined as  $P_J = (T_J - T_A)/\theta_{JA}$ , where T<sub>J</sub> is the junction temperature and T<sub>A</sub> is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2-layer PCB.

**Slave Address Bits of Temperature Sensor**

Device	Device Type Identifier				Select Address Signals			R/W#
	b7 <sup>1</sup>	b6	b5	b4	b3	b2	b1	b0
EEPROM	1	0	1	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W#
Temp. Sensor	0	0	1	1	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W#


<sup>1</sup> The most significant bit, b7, is sent first.

**SERIAL PRESENCE-DETECT MATRIX**

Byte	Byte Description	10600-999	8500-777
0	CRC RANGE, EEPROM BYTES, BYTES USED	0x92	
1	SPD REVISION	0x10	
2	DRAM DEVICE TYPE	0x0B	
3	MODULE TYPE (FORM FACTOR)	0x02	
4	SDRAM DEVICE DENSITY & BANKS	0x03	
5	SDRAM DEVICE ROW & COLUMN COUNT	0x19	
6	BYTE 6 RESERVED	0x00	
7	MODULE RANKS & DEVICE DQ COUNT	0x09	
8	ECC TAG & MODULE MEMORY BUS WIDTH	0x0B	
9	FINE TIMEBASE DIVIDEND/DIVISOR	0x52	
10	MEDIUM TIMEBASE DIVIDEND	0x01	
11	MEDIUM TIMEBASE DIVISOR	0x08	
12	MIN SDRAM CYCLE TIME (tCK <sub>MIN</sub> )	0x0C	0x0F
13	BYTE 13 RESERVED	0x00	
14	CAS LATENCIES SUPPORTED (CL4 => CL11)	0x3C	0x1C
15	CAS LATENCIES SUPPORTED (CL12 => CL18)	0x00	
16	MIN CAS LATENCY TIME (tAA <sub>MIN</sub> )	0x69	
17	MIN WRITE RECOVERY TIME (tWR <sub>MIN</sub> )	0x78	
18	MIN RAS# TO CAS# DELAY (tRCD <sub>MIN</sub> )	0x69	
19	MIN ROW ACTIVE TO ROW ACTIVE DELAY (tRRD <sub>MIN</sub> )	0x30	0x3C
20	MIN ROW PRECHARGE DELAY (tRP <sub>MIN</sub> )	0x69	
21	UPPER NIBBLE FOR tRAS & tRC	0x11	
22	MIN ACTIVE TO PRECHARGE DELAY (tRAS <sub>MIN</sub> )	0x20	0x2C
23	MIN ACTIVE TO ACTIVE/REFRESH DELAY (tRC <sub>MIN</sub> )	0x89	0x95
24	MIN REFRESH RECOVERY DELAY (tRFC <sub>MIN</sub> ) LSB	0x00	
25	MIN REFRESH RECOVERY DELAY (tRFC <sub>MIN</sub> ) MSB	0x05	
26	MIN INTERNAL WRITE TO READ CMD DELAY (tWTR <sub>MIN</sub> )	0x3C	
27	MIN INTERNAL READ TO PRECHARGE CMD DELAY (tRTP <sub>MIN</sub> )	0x3C	
28	MIN FOUR ACTIVE WINDOW DELAY (tFAW <sub>MIN</sub> ) MSB	0x00	0x01
29	MIN FOUR ACTIVE WINDOW DELAY (tFAW <sub>MIN</sub> ) LSB	0xF0	0x2C
30	SDRAM DEVICE OUTPUT DRIVERS SUPPORTED	0x83	
31	SDRAM DEVICE THERMAL & REFRESH OPTIONS	0x01	

Byte	Byte Description	10600-999	8500-777
32	DDR3-MODULE THERMAL SENSOR		0x80
33-59	BYTES 32-59 RESERVED		0x00
60	MODULE HEIGHT (NOMINAL)		0x03
61	MODULE THICKNESS (MAX)		0x11
62	REFERENCE RAW CARD ID		0x04
63	ADDRESS MAPPING EDGE CONECTOR TO DRAM		0x01
64-116	BYTES 64-116 RESEVED		0x00
117	MODULE MFR ID (LSB)		0x83
118	MODULE MFR ID (MSB)		0xDA
119	MODULE MFR LOCATION ID		0x01 (Switzerland) 0x02 (Germany) 0x03 (USA)
120	MODULE MFR YEAR		X
121	MODULE MFR WEEK		X
122-125	MODULE SERIAL NUMBER		X
126-127	CRC	0xABBC	0xE915
128-145	MODULE PART NUMBER	"SGU04G72H1BD2MT-xx"	
146	MODULE DIE REV		X
147	MODULE PCB REV		X
148	DRAM DEVICE MFR ID (LSB)		0x80
149	DRAM DEVICE MFR (MSB)		0xCE
150-175	MFR RESERVED BYTES 150-175		0x00
176-255	CUSTOMER RESERVED BYTES 176-255		0xff

**Part Number Code**



\* optional / additional information

\*\* Thermal Sensor

**Locations****Swissbit AG**

Industriestrasse 4 – 8  
CH – 9552 Bronschhofen  
Switzerland  
Phone: +41 (0)71 913 03 03  
Fax: +41 (0)71 913 03 15

---

**Swissbit Germany GmbH**

Wolfener Strasse 36  
D – 12681 Berlin  
Germany  
Phone: +49 (0)30 93 69 54 – 0  
Fax: +49 (0)30 93 69 54 – 55

---

**Swissbit NA, Inc.**

14 Willett Avenue, Suite 301A  
Port Chester, NY 10573  
USA  
Phone: +1 914 935 1400  
Fax: +1 914 935 9865

---

**Swissbit NA, Inc.**

3913 Todd Lane, Suite – 307  
Austin, TX 78744  
USA  
Phone: +1 512 302 9001  
Fax: +1 512 302 4808

---

**Swissbit Japan, Inc.**

3F Core Koenji,  
2-1-24 Koenji-Kita, Suginami-Ku,  
Tokyo 166-0002  
Japan  
Phone: +81 3 5356 3511  
Fax: +81 3 5356 3512