

# S-8209B Series

# BATTERY PROTECTION IC WITH CELL-BALANCE FUNCTION

www.sii-ic.com

© Seiko Instruments Inc., 2008-2011

Rev.3.1 00

The S-8209B Series is a protection IC for lithium-ion / lithium polymer rechargeable batteries and includes a high-accuracy voltage detection circuit and a delay circuit.

The S-8209B Series has a transmission function and two types of cell-balance function so that users are also able to configure a protection circuit with series multi-cell.

#### ■ Features

• High-accuracy voltage detection circuit

Overcharge detection voltage 3.55 V to 4.40 V (5 mV step) Accuracy ±25 mV 3.50 V to 4.40 V\*2 Overcharge release voltage\*1 Accuracy ±50 mV Cell-balance detection voltage\*1 3.55 V to 4.40 V (5 mV step)\*3 Accuracy ±25 mV 3.50 V to 4.40 V\*4 Cell-balance release voltage\*1 Accuracy ±50 mV Overdischarge detection voltage 2.0 V to 3.0 V (10 mV step) Accuracy ±50 mV 2.0 V to 3.4 V\*5 Overdischarge release voltage Accuracy ±100 mV

- Settable delay time by external capacitor for output pin
- Control charging, discharging, cell-balance by CTLC, CTLD pins
- Two types of cell-balance function; charge / discharge\*6
- Wide range of operation temperature  $Ta = -40 \,^{\circ}\text{C}$  to  $+85 \,^{\circ}\text{C}$
- Low current consumption
   7.0 μA max.
- Lead-free, Sn 100%, halogen-free\*7
  - \*1. Regarding selection of overcharge detection voltage, overcharge release voltage, cell-balance detection voltage and cell-balance release voltage, refer to Remark 3 in "3. Product name list" of "■ Product Name Structure".
  - \*2. Overcharge release voltage = Overcharge detection voltage Overcharge hysteresis voltage (Overcharge hysteresis voltage is selectable in 0 V to 0.4 V in 50 mV step.)
  - **\*3.** Select as to overcharge detection voltage > cell-balance detection voltage.
  - \*4. Cell-balance release voltage = Cell-balance detection voltage Cell-balance hysteresis voltage (Cell-balance hysteresis voltage is selectable in 0 V to 0.4 V in 50 mV step.)
  - \*5. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage (Overdischarge hysteresis voltage is selectable in 0 V to 0.7 V in 100 mV step.)
  - \*6. Also available the product without discharge cell-balance function
  - \*7. Refer to "■ Product Name Structure" for details.


#### Applications

- Lithium-ion rechargeable battery pack
- Lithium polymer rechargeable battery pack

#### Packages

- SNT-8A
- 8-Pin TSSOP

## **■** Block Diagram




Remark The diodes in the IC are parasitic diodes.

Figure 1

#### **■ Product Name Structure**


#### 1. Product name

#### 1. 1 8-Pin TSSOP



\*1. Refer to the tape drawing.

#### 1.2 SNT-8A



\*1. Refer to the tape drawing.

## 2. Packages

**Table 1 Package Drawing Codes** 

Package Name		Dimension	Tape	Reel	Land
8-Pin TSSOP	Environmental code = S	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-SD	
6-FIII 1330F	Environmental code = U	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-S1	_
SNT-8A		PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD

#### 3. Product name list

#### 3. 1 8-Pin TSSOP

#### Table 2

Product Name	Overcharge Detection Voltage*1 (V <sub>CU</sub> )	Overcharge Release Voltage (V <sub>CL</sub> )	Cell-balance Detection Voltage <sup>*1</sup> (V <sub>BU</sub> )	Cell-balance Release Voltage (V <sub>BL</sub> )	Overdischarge Detection Voltage (V <sub>DL</sub> )	Overdischarge Release Voltage (V <sub>DU</sub> )	Discharge Cell-balance Function
S-8209BAA-T8T1y	4.100 V	4.000 V	4.050 V	4.000 V	2.50 V	2.70 V	Yes
S-8209BAD-T8T1y	4.150 V	3.950 V	3.900 V	3.900 V	2.00 V	2.70 V	Yes
S-8209BAG-T8T1y	3.800 V	3.650 V	3.700 V	3.700 V	2.20 V	2.50 V	No
S-8209BAH-T8T1y	4.250 V	4.150 V	4.200 V	4.200 V	2.50 V	2.80 V	No
S-8209BAI-T8T1y	4.250 V	4.150 V	4.100 V	4.050 V	2.50 V	2.70 V	Yes
S-8209BAJ-T8T1y	4.150 V	3.950 V	3.900 V	3.900 V	2.30 V	3.00 V	No
S-8209BAK-T8T1y	4.215 V	4.215 V	4.190 V	4.190 V	2.00 V	2.50 V	Yes
S-8209BAL-T8T1y	4.300 V	4.100 V	4.225 V	4.225 V	2.00 V	2.50 V	Yes
S-8209BAN-T8T1U	4.250 V	4.150 V	4.200 V	4.200 V	2.00 V	2.10 V	No

#### 3. 2 SNT-8A

#### Table 3

	Overcharge	Overcharge	Cell-balance	Cell-balance	Overdischarge	Overdischarge	Discharge
Product Name	Detection	Release	Detection	Release	Detection	Release	Cell-balance
Product Name	Voltage*1	Voltage	Voltage <sup>*1</sup>	Voltage	Voltage	Voltage	Function
	(V <sub>CU</sub> )	(V <sub>CL</sub> )	$(V_{BU})$	$(V_{BL})$	$(V_{DL})$	$(V_{DU})$	
S-8209BAA-I8T1x	4.100 V	4.000 V	4.050 V	4.000 V	2.50 V	2.70 V	Yes
S-8209BAM-I8T1U	4.000 V	3.800 V	3.900 V	3.850 V	3.00 V	3.40 V	No

Remark 1. x: G or U y: S or U

2. Please select products of environmental code = U for Sn 100%, halogen-free products.


Please contact our sales office for the products with detection voltage value other than those specified above.

Users are able to select the overcharge detection voltage, overcharge release voltage, cell-balance detection voltage and cell-balance release voltage from the range shown in **Figure 2** and **Figure 3**.

Users are able to select how to combine the overcharge detection voltage ( $V_{CU}$ ) and the overcharge release voltage ( $V_{CL}$ ) from the range A or B shown in **Figure 2**<sup>\*1</sup>.

Similarly, select how to combine the cell-balance detection voltage  $(V_{BU})$  and the cell-balance release voltage  $(V_{BL})$  from the range of C or D in **Figure 3**<sup>\*2</sup>.

In selecting the combination of  $V_{CU}$  and  $V_{CL}$  from the range A, select the combination of  $V_{BU}$  and  $V_{BL}$  from the range C. Similarly, in selecting the combination of  $V_{CU}$  and  $V_{CL}$  from the B range, select the combination of  $V_{BU}$  and  $V_{BL}$  from the range  $D^{*3}$ .






Figure 2 Figure 3

- \*1. Users are able to select the overcharge hysteresis voltage  $(V_{CU} V_{CL})$  in 0 V to 0.4 V, in 50 mV step.
- \*2. Users are able to select the cell-balancce hysteresis voltage  $(V_{BU} V_{BL})$  in 0 V to 0.4 V, in 50 mV step.
- \*3. Select as to set  $V_{CU} > V_{BU}$ .

# **■ Pin Configurations**

#### 1. 8-Pin TSSOP




Figure 4

Table 4

Pin No.	Symbol	Description
1	CTLC	Pin for charge control
2	CTLD	Pin for dischage control
3	VDD	Input pin for positive power supply; Connection pin for battery's positive voltage
4	CDT	Connection pin to capacitor for overcharge detection delay, for overdischarge detection delay
5	VSS	Input pin for negative power supply; Connection pin for batter's negative voltage
6	DO	Output pin for discharge control (Nch open drain output)
7	СО	Output pin for charge control (Nch open drain output)
8	СВ	Output pin for cell-balance control (CMOS output)

## 2. SNT-8A



Figure 5

#### Table 5

	T	
Pin No.	Symbol	Description
1	CTLC	Pin for charge control
2	CTLD	Pin for dischage control
3	VDD	Input pin for positive power supply; Connection pin for battery's positive voltage
4	CDT	Connection pin to capacitor for overcharge detection delay, for overdischarge detection delay
5	VSS	Input pin for negative power supply; Connection pin for battery's negative voltage
6	DO	Output pin for discharge control (Nch open drain output)
7	СО	Output pin for charge control (Nch open drain output)
8	СВ	Output pin for cell-balance control (CMOS output)

## ■ Absolute Maximum Ratings

Table 6

 $(Ta = +25^{\circ}C \text{ unless otherwise specified})$ 

					/
Item		Symbol	Applied pin	Absolute Maximum Rating	Unit
Input voltage between	n VDD and VSS	$V_{DS}$	VDD	$V_{SS} - 0.3$ to $V_{SS} + 12$	V
CB pin output voltage	}	V <sub>CB</sub>	СВ	$V_{SS}-0.3$ to $V_{DD}+0.3$	٧
CDT pin voltage		$V_{CDT}$	CDT	$V_{SS}-0.3$ to $V_{DD}+0.3$	٧
DO pin output voltage		$V_{DO}$	DO	$V_{DD}-24$ to $V_{DD}+0.3$	٧
CO pin output voltage		Vco	СО	$V_{DD}-24$ to $V_{DD}+0.3$	٧
CTLC pin input voltage		$V_{CTLC}$	CTLC	$V_{SS}-0.3$ to $V_{SS}+24$	٧
CTLD pin input voltage	je	V <sub>CTLD</sub>	CTLD	$V_{\rm SS} - 0.3$ to $V_{\rm SS} + 24$	٧
Dower dissination	8-Pin TSSOP	В		700 <sup>*1</sup>	mW
Power dissipation	SNT-8A	P <sub>D</sub>	_	450 <sup>*1</sup>	mW
Operating ambient temperature		T <sub>opr</sub>	_	-40 to +85	°C
Storage temperature		T <sub>stg</sub>	_	-55 to +125	°C

<sup>\*1.</sup> When mounted on board

#### [Mounted board]

(1) Board size:  $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$ (2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 6 Power Dissipation of Package (When mounted on board)

#### Electrical Characteristics

Table 7

(Ta = +25°C unless otherwise specified)

			ſ	/1α - 1.	23 0 umess on	1	
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Overcharge detection voltage	V <sub>CU</sub>	=	V <sub>CU</sub> - 0.025	V <sub>CU</sub>	V <sub>CU</sub> + 0.025	V	1
Overcharge release	.,	V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> – 0.05	V <sub>CL</sub>	V <sub>CL</sub> + 0.05	V	1
voltage	V <sub>CL</sub>	$V_{CL} = V_{CU}$	V <sub>CL</sub> – 0.05	V <sub>CL</sub>	V <sub>CL</sub> + 0.025	V	1
Cell-balance detection voltage	V <sub>BU</sub>	-	V <sub>BU</sub> - 0.025	$V_{BU}$	V <sub>BU</sub> + 0.025	V	1
Cell-balance release	V	$V_{BL} \neq V_{BU}$	$V_{BL} - 0.05$	$V_{BL}$	V <sub>BL</sub> + 0.05	V	1
voltage	$V_{BL}$	$V_{BL} = V_{BU}$	V <sub>BL</sub> – 0.05	$V_{BL}$	V <sub>BL</sub> + 0.025	V	1
Overdischarge detection voltage	V <sub>DL</sub>	-	V <sub>DL</sub> - 0.05	$V_{DL}$	V <sub>DL</sub> + 0.05	V	1
Overdischarge release voltage	V <sub>DU</sub>	Т	V <sub>DU</sub> - 0.10	$V_{DU}$	V <sub>DU</sub> + 0.10	V	1
CDT pin resistance*1	R <sub>CDT</sub>	$V_{DS}=3.5\;V,\;\;V_{CDT}=0\;V$	4.76	8.31	10.9	МΩ	2
CDT pin detection voltage*1	V <sub>CDET</sub>	V <sub>DS</sub> = 3.5 V	$V_{\text{DS}} \times 0.65$	$V_{DS} \times 0.70$	$V_{DS} \times 0.75$	٧	3
Operating voltage between VDD and VSS	V <sub>DSOP</sub>	Output voltage of CO, DO, CB fixed	1.5	_	8.0	V	-
CTLC pin H voltage	V <sub>CTLCH</sub>	$V_{DS} = 3.5 \text{ V}$	$V_{DS} \times 0.55$	ı	$V_{DS} \times 0.90$	V	4
CTLD pin H voltage	V <sub>CTLDH</sub>	$V_{DS} = 3.5 \text{ V}$	$V_{DS} \times 0.55$	_	$V_{DS} \times 0.90$	V	4
CTLC pin L voltage	V <sub>CTLCL</sub>	$V_{DS} = 3.5 \text{ V}$	$V_{DS} \times 0.10$	_	$V_{DS} \times 0.45$	V	4
CTLD pin L voltage	V <sub>CTLDL</sub>	$V_{DS} = 3.5 \text{ V}$	$V_{DS} \times 0.10$	_	$V_{DS} \times 0.45$	V	4
Current consumption during operation*2	I <sub>OPE</sub>	$V_{DS} = 3.5 \text{ V}$	_	3.5	7.0	μΑ	5
Sink current CTLC*2	I <sub>CTLCL</sub>	$V_{DS} = 3.5 \text{ V}, V_{CTLC} = 3.5 \text{ V}$	320	400	480	nA	6
Sink current CTLD*2	I <sub>CTLDL</sub>	$V_{DS} = 3.5 \text{ V}, V_{CTLD} = 3.5 \text{ V}$	320	400	480	nA	6
Source current CB	I <sub>CBH</sub>	$V_{CB} = 4.0 \text{ V}, V_{DS} = 4.5 \text{ V}$	30	_	_	μΑ	7
Sink current CB	I <sub>CBL</sub>	$V_{CB} = 0.5 \text{ V}, V_{DS} = 3.5 \text{ V}$	30	_	_	μΑ	7
Source current CO	Ісон	$V_{CO} = 3.0 \text{ V}, V_{DS} = 3.5 \text{ V}$	30	_	_	μΑ	7
Leakage current CO	I <sub>COL</sub>	$V_{CO} = 24 \text{ V}, V_{DS} = 4.5 \text{ V}$	-	_	0.1	μΑ	8
Source current DO	I <sub>DOH</sub>	$V_{DO} = 3.0 \text{ V}, V_{DS} = 3.5 \text{ V}$	30	_	_	μΑ	7
Leakage current DO	I <sub>DOL</sub>	$V_{DO} = 24 \text{ V}, V_{DS} = 1.8 \text{ V}$	_	_	0.1	μΑ	8

<sup>\*1.</sup> In the S-8209B Series, users are able to set delay time for the output pins. By using the following formula, delay time is calculated with the value of CDT pin's resistance in the IC (R<sub>CDT</sub>) and the value of capacitor set externally at the CDT pin (C<sub>CDT</sub>).

$$\begin{split} t_{D}\left[s\right] &= -\text{ln}\left(1 - V_{CDET} \ / \ V_{DS}\right) \times C_{CDT}\left[\mu F\right] \times R_{CDT}\left[M\Omega\right] \\ &= -\text{ln}\left(1 - 0.7 \ (typ.) \ \right) \times C_{CDT}\left[\mu F\right] \times 8.31 \ M\Omega \ (typ.) \\ &= 10.0 \ M\Omega \ (typ.) \times C_{CDT}\left[\mu F\right] \end{split}$$

In case of the capacitance of CDT pin  $C_{CDT}$  = 0.01  $\mu F$ , the output pin delay time  $t_D$  is calculated by using the above formula and as follows.


$$t_D[s] = 10.0 \text{ M}\Omega \text{ (typ.)} \times 0.01 \text{ } \mu\text{F} = 0.1 \text{ s (typ.)}$$

Test  $R_{CDT}$  and the CDT pin detection voltage ( $V_{CDET}$ ) by test circuits shown in this datasheet after applying the power supply while pulling-up the CTLC, CTLD pins to the level of VDD pin outside the IC.

\*2. In case of using CTLC, CTLD pins pulled-up to the level of VDD pin externally, the current flows from the VSS pin (I<sub>SS</sub>) is calculated by the following formula.

$$I_{SS} = I_{OPE} + I_{CTLCL} + I_{CTLDL}$$

#### **■ Test Circuits**






Figure 7 Test circuit 1

CTLC CB O
CTLD CO
S-8209B Series
VDD DO 
kΩ

CDT VSS V

Figure 8 Test circuit 2




Figure 9 Test circuit 3




Figure 11 Test circuit 5

Figure 10 Test circuit 4




Figure 12 Test circuit 6




Figure 13 Test circuit 7

Figure 14 Test circuit 8

### Operation

Figure 15 shows the operation transition of the S-8209B Series




Figure 15 Operation Transition

#### 1. Normal status

In the S-8209B Series, both of CO and DO pin get the  $V_{DD}$  level; the voltage between VDD and VSS ( $V_{DS}$ ) is more than the overdischarge detection voltage ( $V_{DL}$ ), and is less than the overcharge detection voltage ( $V_{CU}$ ) and respectively, the CTLC pin input voltage ( $V_{CTLC}$ ) > the CTLC pin voltage "L" ( $V_{CTLCL}$ ), the CTLD pin input voltage ( $V_{CTLD}$ ) > the CTLD pin voltage "L" ( $V_{CTLDL}$ ). This is the normal status.

#### 2. Overcharge status

In the S-8209B Series, the CO pin is in high impedance; when  $V_{DS}$  gets  $V_{CU}$  or more, or  $V_{CTLC}$  gets  $V_{CTLCL}$  or less. This is the overcharge status.

If  $V_{DS}$  gets the overcharge release voltage ( $V_{CL}$ ) or less, and  $V_{CTLC}$  gets the CTLC pin voltage "H" ( $V_{CTLCH}$ ) or more, the S-8209B Series releases the overcharge status to return to the normal status.

#### 3. Overdischarge status

In the S-8209B Series, the DO pin is in high impedance; when  $V_{DS}$  gets  $V_{DL}$  or less, or  $V_{CTLD}$  gets  $V_{CTLDL}$  or less. This is the overdischarge status.

If  $V_{DS}$  gets the overdischarge release voltage ( $V_{DU}$ ) or more, and  $V_{CTLD}$  gets the CTLD pin voltage "H" ( $V_{CTLDH}$ ) or more, the S-8209B Series releases the overdischarge status to return to the normal status.

#### 4. Cell-balance function

In the S-8209B Series, the CB pin gets the level of VDD pin; when  $V_{DS}$  gets the cell-balance detection voltage ( $V_{BU}$ ) or more. This is the charge cell-balance function.

If  $V_{DS}$  gets the cell-balance release voltage ( $V_{BL}$ ) or less again, the S-8209B Series sets the CB pin the level of VSS pin.

In addition, the CB pin gets the level of VDD pin; when  $V_{DS}$  is more than  $V_{DL}$ , and  $V_{CTLDL}$  or less. This is the discharge cell-balance function.

If V<sub>CTLD</sub> gets V<sub>CTLDH</sub> or more, or V<sub>DS</sub> is V<sub>DL</sub> or less again, the S-8209B Series sets the CB pin the level of VSS pin.

#### 5. Delay circuit

In the S-8209B Series, users are able to set delay time which is from detection of changes in  $V_{DS}$ ,  $V_{CTLC}$ ,  $V_{CTLD}$  to output to the CO, DO, CB pin.

For example in the detection of overcharge status, when  $V_{DS}$  exceeds  $V_{CU}$ , or  $V_{CTLC}$  gets  $V_{CTLCH}$  or less, charging to  $C_{CDT}$  starts via  $R_{CDT}$ . If the voltage between CDT and VSS ( $V_{CDT}$ ) reaches the CDT pin detection voltage ( $V_{CDET}$ ), the CO pin is in high impedance. The output pin delay time  $t_D$  is calculated by the following formula.

$$t_D[s] = 10.0 \text{ M}\Omega \text{ (typ.)} \times C_{CDT}[\mu F]$$

The electric charge in C<sub>CDT</sub> starts to be discharged when the delay time has finished.

The delay time that users have set for the CO pin, as seen above, is settable for each output pin DO, CB.

## ■ Example of Protection Circuit with the S-8209B Series for Series Multi-Cells

**Figure 16** shows the example of protection circuit with the S-8209B Series for series multi-cells. Regarding the operation of protection circuit with the S-8209B Series for series-connected batteries, refer to the application note "S-8209B Series Usage Guidelines".




Figure 16

- Caution 1. The above constants may be changed without notice.
  - 2. The example of connection shown above and the constant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.

Rev.3.1\_00


#### ■ Precautions

- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


## ■ Characteristics (Typical Data)

#### 1. Current consumption

#### 1.1 I<sub>OPE</sub> vs. Ta




1. 2 I<sub>OPE</sub> vs. V<sub>DS</sub>




# 2. Overcharge detection / release voltages, Cell-balance detection / release voltages, Overdischarge detection / release voltages


2. 1  $V_{CU}$  vs. Ta




2. 2 V<sub>CL</sub> vs. Ta




2. 3 V<sub>BU</sub> vs. Ta




2. 4  $V_{BL}$  vs. Ta



2. 5  $V_{DU}$  vs. Ta




2. 6 V<sub>DL</sub> vs. Ta




#### 3. CO / DO / CB pin current


#### 3. 1 $I_{COH}$ vs. $V_{CO}$ ( $V_{DS} = 3.5 \text{ V}$ )




#### 3. 2 $I_{DOH}$ vs. $V_{DO}$ ( $V_{DS} = 3.5 \text{ V}$ )



3. 3  $I_{CBH}$  vs.  $V_{CB}$  ( $V_{DS} = 4.5 \text{ V}$ )




3. 4  $I_{CBL}$  vs.  $V_{CB}$  ( $V_{DS} = 3.5 \text{ V}$ )




#### 4. CTLC / CTLD pin current

#### 4. 1 $I_{CTLCL}$ vs. Ta $(V_{DS} = 3.5 \text{ V})$




4. 2  $I_{CTLDL}$  vs. Ta  $(V_{DS} = 3.5 V)$ 





## 5. CDT pin resistance / CDT pin detection voltage


5.1 R<sub>CDT</sub> vs. Ta




5. 2 V<sub>CDET</sub> / V<sub>DS</sub> vs. Ta











# No. FT008-A-P-SD-1.1


TITLE	TSSOP8-E-PKG Dimensions		
No.	FT008-A-P-SD-1.1		
SCALE			
UNIT	mm		
Cailea Imateureanta Inc			
	Seiko Instruments Inc.		






## No. FT008-E-C-SD-1.0


TITLE	TSSOP8-E-Carrier Tape		
No.	FT008-E-C-SD-1.0		
SCALE			
UNIT	mm		
Seiko Instruments Inc.			






# No. FT008-E-R-SD-1.0


TITLE	TSSOP8-E-Reel		
No.	FT00	8-E-R-SD	-1.0
SCALE		QTY.	3,000
UNIT	mm		-
Seiko Instruments Inc.			






# No. FT008-E-R-S1-1.0


TITLE	TSSOP8-E-Reel			
No.	FT00	8-E-R-S1	-1.0	
SCALE		QTY.	4,000	
UNIT	mm			
5	l Seiko Instruments Inc.			






# No. PH008-A-P-SD-2.0


TITLE	SNT-8A-A-PKG Dimensions		
No.	PH008-A-P-SD-2.0		
SCALE			
UNIT	mm		
S	Seiko Instruments Inc.		






## No. PH008-A-C-SD-1.0

TITLE	SNT-8A-A-Carrier Tape		
No.	PH008-A-C-SD-1.0		
SCALE			
UNIT	mm		
Seiko Instruments Inc.			
Seiko ilistiulilelits IIIc.			



# No. PH008-A-R-SD-1.0

TITLE	SNT-8A-A-Reel			
No.	PH008-A-R-SD-1.0			
SCALE		QTY.	5,000	
UNIT	mm			
Seiko Instruments Inc.				



- ※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 ※2. パッケージ中央にランドパターンを広げないでください (1.96 mm ~ 2.06 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き" を参照してください。
- ※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- X2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm ~ 2.06 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在0.03 mm以下。
  - 3. 掩膜的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT封装的应用指南"。

No. PH008-A-L-SD-4.0

SNT-8A-A-Land Recommendation		
PH008-A-L-SD-4.0		
mm		
eiko Instruments Inc.		

# SII Seiko Instruments Inc. www.sii-ic.com

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein
  whose related industrial properties, patents, or other rights belong to third parties. The application circuit
  examples explain typical applications of the products, and do not guarantee the success of any specific
  mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.