


■ **Block Diagram**




Remark Diodes in the figure are parasitic diodes.

Figure 1

■ Product Name Structure

1. Product name



*1. Refer to the tape drawing.

*2. Refer to "3. Product name list".

2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel
16-Pin TSSOP	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-S1

3. Product name list

Table 2

Product Name	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Overdischarge Detection Voltage [V _{DL}]	Overdischarge Release Voltage [V _{DU}]	0 V Battery Detection Function
S-8225AAA-TCT1U	4.225 V	4.125 V	2.30 V	2.50 V	Available
S-8225AAB-TCT1U	4.400 V	4.300 V	2.30 V	2.50 V	Available
S-8225AAC-TCT1U	4.250 V	4.150 V	2.50 V	3.00 V	Unavailable
S-8225AAD-TCT1U	4.350 V	4.350 V	2.50 V	2.70 V	Unavailable
S-8225AAE-TCT1U	4.225 V	4.125 V	2.30 V	3.00 V	Unavailable
S-8225AAF-TCT1U	4.215 V	4.155 V	2.80 V	3.00 V	Available
S-8225AAG-TCT1U	4.250 V	4.250 V	2.50 V	2.70 V	Unavailable

Remark Please contact our sales office for products with detection voltage values other than those specified above.

■ **Pin Configuration**

1. 16-Pin TSSOP




Figure 2

Table 3

Pin No.	Symbol	Description
1	CTLD	DO control pin
2	CTLC	CO control pin
3	CO	Output pin for overcharge detection
4	DO	Output pin for overdischarge detection
5	SEL1	Switching pins for 3-serial to 5-serial cell*1
6	SEL2	
7	CDT	Capacitor connection pin for delay for overdischarge detection voltage
8	CCT	Capacitor connection pin for delay for overcharge detection voltage
9	VSS	Input pin for negative power supply, connection pin for negative voltage of battery 5
10	VC6	Connection pin for negative voltage of battery 5
11	VC5	Connection pin for negative voltage of battery 4, connection pin for positive voltage of battery 5
12	VC4	Connection pin for negative voltage of battery 3, connection pin for positive voltage of battery 4
13	VC3	Connection pin for negative voltage of battery 2, connection pin for positive voltage of battery 3
14	VC2	Connection pin for negative voltage of battery 1, connection pin for positive voltage of battery 2
15	VC1	Connection pin for positive voltage of battery 1
16	VDD	Input pin for positive power supply, connection pin for positive voltage of battery 1

*1. Refer to "7. SEL pin" in "■ Operation" for setting of the SEL1 pin and the SEL2 pin.

■ **Absolute Maximum Ratings**

Table 4

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V _{DS}	VDD	V _{SS} – 0.3 to V _{SS} + 28	V
Input pin voltage	V _{IN}	VC1, VC2, VC3, VC4, VC5, VC6, SEL1, SEL2, CTLC, CTLD, CCT, CDT	V _{SS} – 0.3 to V _{DD} + 0.3	V
Output pin voltage	V _{OUT}	DO, CO	V _{SS} – 0.3 to V _{DD} + 0.3	V
Power dissipation	P _D	–	1100 ^{*1}	mW
Operation ambient temperature	T _{opr}	–	–40 to +85	°C
Storage temperature	T _{stg}	–	–40 to +125	°C

- *1. When mounted on board
 [Mounted board]
 (1) Board size: 114.3 mm × 76.2 mm × t1.6 mm
 (2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 3 Power Dissipation of Package (When Mounted on Board)

■ **Electrical Characteristics**

Table 5 (1 / 2)

(Ta = +25°C, V_{DS} = V_{DD} - V_{SS} = V1 + V2 + V3 + V4 + V5 unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
Detection Voltage							
Overcharge detection voltage n (n = 1, 2, 3, 4, 5)	V _{CU_n}	Ta = +25°C V1 = V2 = V3 = V4 = V5 = V _{CU} - 0.05 V	V _{CU_n} - 0.020	V _{CU_n}	V _{CU_n} + 0.020	V	1
		Ta = 0°C to +60°C*1 V1 = V2 = V3 = V4 = V5 = V _{CU} - 0.05 V	V _{CU_n} - 0.030	V _{CU_n}	V _{CU_n} + 0.030	V	1
Overcharge release voltage n (n = 1, 2, 3, 4, 5)	V _{CL_n}	-	V _{CL_n} - 0.050	V _{CL_n}	V _{CL_n} + 0.050	V	1
Overdischarge detection voltage n (n = 1, 2, 3, 4, 5)	V _{DL_n}	-	V _{DL_n} - 0.08	V _{DL_n}	V _{DL_n} + 0.08	V	1
Overdischarge release voltage n (n = 1, 2, 3, 4, 5)	V _{DU_n}	-	V _{DU_n} - 0.10	V _{DU_n}	V _{DU_n} + 0.10	V	1
0 V battery detection voltage n (n = 1, 2, 3, 4, 5)	V _{0INH_n}	0 V battery detection function "available"	0.4	0.7	1.1	V	1
Delay Time Function*2							
Overcharge detection delay time	t _{CU}	C _{CCT} = 0.1 μF	0.67	1.00	1.33	s	2
Overdischarge detection delay time	t _{DL}	C _{CDT} = 0.1 μF	0.67	1.00	1.33	s	2
CCT pin voltage	V _{CCT}	-	-	1.5	5.0	V	2
CDT pin voltage	V _{CDT}	-	-	1.5	5.0	V	2
Input Voltage							
Operation voltage between VDD pin and VSS pin	V _{DSOP}	Fixed output voltage of CO pin and DO pin	4	-	26	V	-
CTLC pin voltage "H"	V _{CTLCH}	-	-	-	V _{DS} - 0.8	V	3
CTLC pin voltage "L"	V _{CTLCL}	-	V _{DS} - 4.0	-	-	V	3
CTLD pin voltage "H"	V _{CTLDH}	-	-	-	V _{DS} - 0.8	V	3
CTLD pin voltage "L"	V _{CTLDL}	-	V _{DS} - 4.0	-	-	V	3
SEL1 pin voltage "H"	V _{SELH1}	-	V _{DS} × 0.8	-	-	V	3
SEL2 pin voltage "H"	V _{SELH2}	-	V _{DS} × 0.8	-	-	V	3
SEL1 pin voltage "L"	V _{SELL1}	-	-	-	V _{DS} × 0.2	V	3
SEL2 pin voltage "L"	V _{SELL2}	-	-	-	V _{DS} × 0.2	V	3
Output Voltage							
CO pin voltage "H"	V _{COH}	-	5.0	8.0	12.0	V	4
DO pin voltage "H"	V _{DOH}	-	5.0	8.0	12.0	V	4
Input Current							
Current consumption during operation	I _{OPE}	V1 = V2 = V3 = V4 = V5 = 3.4 V	-	13	22	μA	5
Current consumption during power-down	I _{PDN}	V1 = V2 = V3 = V4 = V5 = 1.6 V	-	2.6	4.5	μA	5
VC1 pin current	I _{VC1}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	-	0.4	0.8	μA	6
VC2 to VC5 pins current	I _{VC2} to I _{VC5}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	-1.0	-	1.0	μA	6
VC6 pin current	I _{VC6}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	-3.0	-1.0	-	μA	6
CTLC pin current "H"	I _{CTLCH}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	0.4	0.6	0.8	μA	6
CTLD pin current "H"	I _{CTLDH}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	0.4	0.6	0.8	μA	6

BATTERY MONITORING IC FOR 3-SERIAL TO 5-SERIAL CELL PACK
S-8225A Series

Rev.1.5_00

Table 5 (2 / 2)

(Ta = +25°C, V_{DS} = V_{DD} - V_{SS} = V1 + V2 + V3 + V4 + V5 unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
SEL1 pin current "H"	I _{SELH1}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V8 = V _{DS} , V9 = 0 V	–	–	0.1	μA	6
SEL2 pin current "H"	I _{SELH2}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V9 = V _{DS} , V8 = 0 V	–	–	0.1	μA	6
SEL1 pin current "L"	I _{SELL1}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	–0.1	–	–	μA	6
SEL1 pin current "L"	I _{SELL2}	V1 = V2 = V3 = V4 = V5 = 3.4 V, V6 = V7 = V _{DS} , V8 = V9 = 0 V	–0.1	–	–	μA	6
Output Current							
CO pin source current	I _{COH}	–	–	–	–10	μA	7
CO pin sink current	I _{COL}	–	10	–	–	μA	7
DO pin source current	I _{DOH}	–	–	–	–10	μA	7
DO pin sink current	I _{DOL}	–	10	–	–	μA	7

- *1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.
- *2. Refer to "6. Delay time setting" in "■ Operation" for details of the delay time function.

■ Test Circuits

1. **Overcharge detection voltage ($V_{CU(n)}$), overcharge release voltage ($V_{CL(n)}$), overdischarge detection voltage ($V_{DL(n)}$), overdischarge release voltage ($V_{DU(n)}$)**
(Test circuit 1)

V_{CU1} is defined as the voltage $V1$ when $V1$ is gradually increased and the CO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = V_{CU} - 0.05$ V. After that, V_{CL1} is defined as the voltage $V1$ when $V1$ is gradually decreased and the CO pin output becomes release status after setting $V2 = V3 = V4 = V5 = 3.2$ V. Moreover, V_{DL1} is defined as the voltage $V1$ when $V1$ is gradually decreased and the DO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.5$ V. After that, V_{DU1} is defined as the voltage $V1$ when $V1$ is gradually increased and the DO pin output becomes release status.

Similarly, $V_{CU(n)}$, $V_{CL(n)}$, $V_{DL(n)}$ and $V_{DU(n)}$ can be defined by changing Vn ($n = 2$ to 5).

2. **0 V battery detection voltage ($V_{0INH(n)}$) (0 V battery detection function "available")**
(Test circuit 1)

V_{0INH1} is defined as the voltage $V1$ when $V1$ is gradually decreased and the CO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V.

Similarly, $V_{0INH(n)}$ can be defined by changing Vn ($n = 2$ to 5).

3. **Overcharge detection delay time (t_{CU}), overdischarge detection delay time (t_{DL})**
(Test circuit 2)

t_{CU} is defined as the time period from when $V1$ changes from 3.4 V to 4.5 V to when the CO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V.

Moreover, t_{DL} is defined as the time period from when $V1$ changes from 3.4 V to 1.6 V to when the DO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V.

4. **CCT pin voltage (V_{CCT}), CDT pin voltage (V_{CDT})**
(Test circuit 2)

V_{CCT} is defined as the voltage between the CCT pin and the VSS pin during the time period when $V1$ changes from 3.4 V to 4.5 V to when the CO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V.

Moreover, V_{CDT} is defined as the voltage between the CDT pin and the VSS pin during the time period when $V1$ changes from 3.4 V to 1.6 V to when the DO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V.

5. **CTLC pin voltage "H" (V_{CTLCH}), CTLC pin voltage "L" (V_{CTLCL}), CTLD pin voltage "H" (V_{CTLDH}), CTLD pin voltage "L" (V_{CTLDL})**
(Test circuit 3)

V_{CTLCL} is defined as the voltage $V6$ when $V6$ is gradually decreased and the CO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V, $V6 = V7 = V_{DS} (= V1 + V2 + V3 + V4 + V5)$, $V8 = V9 = 0$ V. After that, V_{CTLCH} is defined as the voltage $V6$ when $V6$ is gradually increased and the CO pin output becomes release status. Moreover, V_{CTLDL} is defined as the voltage $V7$ when $V7$ is gradually decreased and the DO pin output becomes detection status after setting $V1 = V2 = V3 = V4 = V5 = 3.4$ V, $V6 = V7 = V_{DS} (= V1 + V2 + V3 + V4 + V5)$, $V8 = V9 = 0$ V. After that, V_{CTLDH} is defined as the voltage $V7$ when $V7$ is gradually increased and the DO pin output becomes release status.

**6. SEL1 pin voltage "H" (V_{SELH1}), SEL2 pin voltage "H" (V_{SELH2}), SEL1 pin voltage "L" (V_{SELL1}), SEL2 pin voltage "L" (V_{SELL2})
(Test circuit 3)**

V_{SELH1} is defined as the voltage V8 when V8 is gradually increased and the DO pin output becomes release status after setting $V1 = V2 = V3 = V5 = 3.5\text{ V}$, $V4 = 0\text{ V}$, $V6 = V7 = V_{DS} (= V1 + V2 + V3 + V4 + V5)$, $V8 = V9 = 0\text{ V}$. After that, V_{SELL1} is defined as the voltage V8 when V8 is gradually decreased and the DO pin output becomes detection status.

Moreover, V_{SELH2} is defined as the voltage V9 when V9 is gradually increased and the DO pin output becomes release status after setting $V1 = V2 = V3 = V4 = 3.5\text{ V}$, $V5 = 0\text{ V}$, $V6 = V7 = V_{DS} (= V1 + V2 + V3 + V4 + V5)$, $V8 = V9 = 0\text{ V}$. After that, V_{SELL2} is defined as the voltage V9 when V9 is gradually decreased and the DO pin output becomes detection status.

**7. CO pin voltage "H" (V_{COH}), DO pin voltage "H" (V_{DOH})
(Test circuit 4)**

V_{COH} is defined as the voltage between the CO pin and the VSS pin when $V1 = V2 = V3 = V4 = V5 = 3.4\text{ V}$.

V_{DOH} is defined as the voltage between the DO pin and the VSS pin when $V1 = V2 = V3 = V4 = V5 = 3.4\text{ V}$.

**8. CO pin source current (I_{COH}), CO pin sink current (I_{COL}), DO pin source current (I_{DOH}), DO pin sink current (I_{DOL})
(Test circuit 7)**

I_{COH} is defined as the CO pin current when $V1 = V2 = V3 = V4 = V5 = 3.4\text{ V}$, $V6 = V_{COH} - 0.5\text{ V}$.

I_{COL} is defined as the CO pin current when $V1 = 6.8\text{ V}$, $V2 = 0\text{ V}$, $V3 = V4 = V5 = 3.4\text{ V}$, $V6 = 0.5\text{ V}$.

I_{DOH} is defined as the DO pin current when $V1 = V2 = V3 = V4 = V5 = 3.4\text{ V}$, $V7 = V_{DOH} - 0.5\text{ V}$.

I_{DOL} is defined as the DO pin current when $V1 = 6.8\text{ V}$, $V2 = 0\text{ V}$, $V3 = V4 = V5 = 3.4\text{ V}$, $V7 = 0.5\text{ V}$.




Figure 4 Test Circuit 1




Figure 5 Test Circuit 2




Figure 6 Test Circuit 3




Figure 7 Test Circuit 4




Figure 8 Test Circuit 5




Figure 9 Test Circuit 6




Figure 10 Test Circuit 7

■ Operation

Remark Refer to "■ Connection Examples of Battery Monitoring IC".

1. Normal status

When all battery voltages are in the range from overcharge detection voltage (V_{CU_n}) to overdischarge detection voltage (V_{DL_n}), and the CTLC pin input voltage (V_{CTLC}) and the CTLD pin input voltage (V_{CTLD}) are higher than the CTLC pin voltage "H" (V_{CTLCH}) and the CTLD pin voltage "H" (V_{CTLDH}), respectively, the S-8225A Series defines each of the CO pin output voltage (V_{CO}) and the DO pin output voltage (V_{DO}) as "H". This is called normal status.

V_{CO} is defined as the CO pin voltage "H" (V_{COH}) when it is "H". Similarly, V_{DO} is defined as the DO pin voltage "H" (V_{DOH}) when it is "H".

2. Overcharge status

When any one of the battery voltages becomes V_{CU_n} or higher, the CO pin output inverts and the S-8225A Series becomes detection status. This is called overcharge status.

When all battery voltages become overcharge release voltage (V_{CL_n}) or lower, the overcharge status is released and the S-8225A Series returns to normal status.

3. Overdischarge status

When any one of the battery voltages becomes V_{DL_n} or lower, the DO pin output inverts and the S-8225A Series becomes detection status. This is called overdischarge status.

When all battery voltages become overdischarge release voltage (V_{DU_n}) or higher, the overdischarge status is released and the S-8225A Series returns to normal status.

4. CTLC pin and CTLD pin

The S-8225A Series has two pins to control.

The CTLC pin controls the output voltage from the CO pin; the CTLD pin controls the output voltage from the DO pin. Thus it is possible for users to control the output voltages from the CO pin and DO pin, respectively. These controls precede the battery protection circuit.

Table 6 Status Set by CTLC Pin

CTLC Pin	CO Pin
"H" ^{*1}	Normal status ^{*4}
Open ^{*2}	V_{SS}
"L" ^{*3}	V_{SS}

*1. "H": $CTLC \geq V_{CTLCH}$

*2. Pulled down by I_{CTLCH}

*3. "L": $CTLC \leq V_{CTLCL}$

*4. The status is controlled by the voltage detection circuit.

Table 7 Status Set by CTLD Pin

CTLD Pin	DO Pin
"H" ^{*1}	Normal status ^{*4}
Open ^{*2}	V_{SS}
"L" ^{*3}	V_{SS}

*1. "H": $CTLD \geq V_{CTLDH}$

*2. Pulled down by I_{CTLDH}

*3. "L": $CTLD \leq V_{CTLDL}$

*4. The status is controlled by the voltage detection circuit.

Caution Note that when the power supply fluctuates, unexpected behavior might occur if an electrical potential is generated between the potentials of "H" level input to the CTLC / CTLD pins and IC's V_{DD} by external filters.

5. 0 V battery detection function

In the S-8225A Series, users are able to select a 0 V battery detection "available" function. If this optional function is selected, the CO pin becomes detection status when any one of the battery voltages becomes 0 V battery detection voltage (V_{0INHn}) or lower.

6. Delay time setting

When any one of the battery voltages becomes V_{CUH} or higher, the S-8225A Series charges the capacitor connected to the CCT pin rapidly up to the CCT pin voltage (V_{CCT}). After that, The S-8225A Series discharges the capacitor with the constant current of 100 nA, and the CO pin output is defined as detection status at the time when the CCT pin voltage falls to a certain level or lower. The overcharge detection delay time (t_{CU}) changes depending on the capacitor connected to the CCT pin.

t_{CU} is calculated by the following formula.

$$\begin{matrix} \text{Min.} & \text{Typ.} & \text{Max.} \\ t_{CU} [\text{s}] = (6.7, 10, 13.3) \times C_{CCT} [\mu\text{F}] \end{matrix}$$

Similarly, the overdischarge detection delay time (t_{DL}) changes depending on the capacitor connected to the CDT pin. t_{DL} is calculated by the following formula.

$$\begin{matrix} \text{Min.} & \text{Typ.} & \text{Max.} \\ t_{DL} [\text{s}] = (6.7, 10, 13.3) \times C_{CDT} [\mu\text{F}] \end{matrix}$$

Since the S-8225A Series charges the capacitor for delay rapidly, the voltage of the CCT pin and the CDT pin becomes large if the capacitance value is small. As a result, a variation between the calculated value of the delay time and the actual delay time is generated.

If the capacitance value is so large that the rapid charging can not be finished within the internal delay time, the output pin becomes detection status simultaneously with the end of internal delay time.

In addition, the charging current to the capacitor for delay passes through the VDD pin. Therefore, a large resistor connected to the VDD pin results in a big drop of the power supply voltage at the time of rapid charging which causes malfunction.

Regarding the recommended values for external components, refer to "Table 9 Constants for External Components".

7. SEL pin

In the S-8225A Series, switchable monitoring control between 3-cell to 5-cell is possible by using the SEL1 pin and the SEL2 pin. For example, since the overdischarge detection of V4 or V5 is prohibited and the overdischarge is not detected even if V4 or V5 is shorted when the SEL1 pin is "H" and the SEL2 pin is "L", the S-8225A Series can be used for 3-cell monitoring.

Be sure to use the SEL1 pin and the SEL2 pin at "H" or "L" potential.

Table 8 Settings of SEL1 Pin and SEL2 Pin


SEL1 pin	SEL2 pin	Setting
"H"*1	"H"*1	Prohibition
"H"*1	"L"*2	3-cell monitoring
"L"*2	"H"*1	4-cell monitoring
"L"*2	"L"*2	5-cell monitoring

*1. "H": $SEL1 \geq V_{SELH1}$ and $SEL2 \geq V_{SELH2}$

*2. "L": $SEL1 \leq V_{SELL1}$ and $SEL2 \leq V_{SELL2}$

■ Timing Charts


1. Overcharge detection and overdischarge detection



- *1. (1): Normal status
 (2): Overcharge status
 (3): Overdischarge status

Figure 11


2. Overcharge detection delay



*1. (1): Normal status
 (2): Overcharge status

Figure 12

3. Overdischarge detection delay




*1. (1): Normal status
 (2): Overdischarge status

Figure 13

■ **Connection Examples of Battery Monitoring IC**

1. **10-serial cell**




Remark Regarding the recommended values for external components, refer to "Table 9 Constants for External Components".

Figure 14

BATTERY MONITORING IC FOR 3-SERIAL TO 5-SERIAL CELL PACK S-8225A Series

Rev.1.5_00


2. 9-serial cell



Remark Regarding the recommended values for external components, refer to "Table 9 Constants for External Components".

Figure 15

3. 7-serial cell



Remark Regarding the recommended values for external components, refer to "Table 9 Constants for External Components".

Figure 16

Table 9 Constants for External Components

Symbol	Min.	Typ.	Max.	Unit
R _{VDD1} , R _{VDD2}	50	100	1000	Ω
R _{Vcn1} , R _{Vcn2}	0.5	1	2	kΩ
C _{VDS1} , C _{VDS2}	0.01	0.1	1	μF
C _{VDD1} , C _{VDD2}	–	0	1	μF
C _{Vcn1} , C _{Vcn2}	0.01	0.1	1	μF
C _{CCT1} , C _{CCT2}	0.001	0.1	0.22	μF
C _{CDT1} , C _{CDT2}	0.001	0.1	0.22	μF
R _{IFC} , R _{IFD}	–	5.1	–	MΩ
C _{IFC} , C _{IFD}	–	1000	–	pF
R _{CTLC} , R _{CTLD}	–	1	–	kΩ
R _{SEL11} , R _{SEL21}	0.5	1	–	kΩ
R _{SEL12} , R _{SEL22}	0.5	1	–	kΩ

- Caution**
1. The above constants may be changed without notice.
 2. The example of connection shown above and the constant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.
 3. R_{VC1} to R_{VC6} and C_{VC1} to C_{VC6} should be the same constant, respectively.
 4. Set up R_{Vcn} and C_{Vcn} as $R_{Vcn} \times C_{Vcn} \geq 50 \times 10^{-6}$.
 5. Set up R_{VDD} and C_{VDS} as $5 \times 10^{-6} \leq R_{VDD} \times C_{VDS} \leq 100 \times 10^{-6}$.
 6. Set $(R_{VDD} \times C_{VDS}) / (R_{Vcn} \times C_{Vcn}) = 0.1$.

Remark n = 1 to 6


■ **Precautions**

- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- If both an overcharge battery and an overdischarge battery are included among the whole batteries, the condition is set in overcharge status and overdischarge status. Therefore either charging or discharging is impossible.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


■ Characteristics (Typical Data)

1. Detection voltage


1. 1 V_{CU} vs. T_a




1. 2 V_{CL} vs. T_a



1. 3 V_{DL} vs. T_a




1. 4 V_{DU} vs. T_a




2. Current consumption


2. 1 I_{OPE} vs. T_a



2. 2 I_{PDN} vs. T_a




2. 3 I_{OPE} vs. V_{DD}




3. Delay time

3.1 t_{CU} vs. T_a




3.2 t_{DL} vs. T_a




4. Output current


4.1 I_{COL} vs. V_{DD}




4.2 I_{COH} vs. V_{DD}



4.3 I_{DOL} vs. V_{DD}




4.4 I_{DOH} vs. V_{DD}





5. Output voltage

5.1 V_{COH} vs. V_{DD}




5.2 V_{DOH} vs. V_{DD}






No. FT016-A-P-SD-1.1

TITLE	TSSOP16-A-PKG Dimensions
No.	FT016-A-P-SD-1.1
SCALE	
UNIT	mm
Seiko Instruments Inc.	




No. FT016-A-C-SD-1.1

TITLE	TSSOP16-A-Carrier Tape
No.	FT016-A-C-SD-1.1
SCALE	
UNIT	mm
Seiko Instruments Inc.	



Enlarged drawing in the central part



No. FT016-A-R-S1-1.0

TITLE	TSSOP16-A- Reel		
No.	FT016-A-R-S1-1.0		
SCALE		QTY.	4,000
UNIT	mm		
Seiko Instruments Inc.			



Seiko Instruments Inc.
www.sii-ic.com

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.