S-8533 Series

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER

www.sii-ic.com

© Seiko Instruments Inc., 2002-2010 Rev.3.0_00

SII O

The S-8533 Series is a synchronous PWM control CMOS step-down switching regulator controller that includes a reference voltage source, synchronous circuit, oscillation circuit, error amplifier, phase compensation circuit, and PWM controller.

An efficient step-down switching regulator can be realized simply by adding external P-channel and N-channel power MOS FETs, one coil, and three capacitors.

Since the oscillation frequency is a high 300 kHz, the S-8533 can be used to configure a high efficiency step-down switching regulator capable of driving high output current using small external parts and a 3 to 10% increase in efficiency is obtained compared to conventional step-down switching regulators.

The 8-Pin TSSOP package and high oscillation frequency make the S-8533 ideal as the main power supply for portable devices.

̈ **Features**

- Synchronous rectification system realizing high efficiency (typ. 94%)
- Use at maximum duty ratio = 100% and use of a battery up to maximum life is possible by using P-channel and Nchannel power MOS FETs externally.
- Oscillation frequency : 300 kHz typ.
- Input voltage : 2.7 to 16.0 V
- Output voltage : 1.25 V
- 1.3 to 6.0 V, selectable in 0.1 V steps
- Output voltage accuracy : $\pm 2.0\%$
- Soft-start function set by an external capacitor (C_{SS})
- Shutdown function
- Lead-free, Sn 100%, halogen-free***1**
- ***1.** Refer to "̈ **Product Name Structure**" for details.

̈ **Applications**

- Constant voltage power supply for hard disks and DVD drivers
- Power supplies for portable devices, such as digital cameras, PDAs, electronic organizers, and cellular phones
- Main or sub power supply for notebook PCs and peripherals
- Constant voltage power supply for cameras, video equipment, and communication equipment

̈ **Package**

• 8-Pin TSSOP

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_{_00}

■ Block Diagram

Figure 1

■ Product Name Structure

The output voltage for the S-8533 Series can be selected depending on usage. Refer to "**1. Product Name**" for the definition of the product name, "**2. Package**" regarding the package drawings and "**3. Product Name List**" for the full product names.

1. Product Name

***1.** Refer to the tape specifications.

2. Package

3. Product Name List

Remark 1. Contact the SII marketing department for the availability of product samples other than those specified above.

- **2.** x: G or U
- **3.** Please select products of environmental code = U for Sn 100%, halogen-free products.

̈ **Pin Configurations**

Figure 2

Table 1

 ***1.** The NC pin is electrically open. Connection of this pin to VIN or VSS is allowed.

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_{_00}

̈ **Absolute Maximum Ratings**

Table 2

***1.** When mounted on board

[Mounted board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

(1) When mounted on board (2) When not mounted on board

Figure 3 Power Dissipation of Package

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER Rev.3.0_00 **S-8533 Series**

̈ **Electrical Characteristics**

Table 3

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_{_00}

̈ **Measurement Circuits**

 $\frac{1}{\sqrt{2}}$

̈ **Operation**

1. Synchronous PWM Control Step-down DC-DC Converter

1. 1 Synchronous Rectification

A synchronous rectifying DC-DC converter enables a greater reduction in the power consumption of the external rectifying element compared with a conventional DC-DC converter. In addition, incorporating a P and N feedthrough prevention circuit reduces the feed-through current during operation of external transistors (P-channel and N-channel), making the operating power consumption extremely low.

1. 2 PWM Control

The S-8533 Series is a DC-DC converter that uses pulse width modulation (PWM) and is characterized by its low current consumption.

In conventional modulation PFM system DC-DC converters, pulses are skipped when they are operated with a low output load current, causing variations in the ripple frequency of the output voltage and an increase in the ripple voltage. Both of these effects constitute inherent drawbacks to those converters.

In the S-8533 Series, the pulse width varies in the range from 0 to 100% according to the load current, yet the ripple voltage produced by the switching can easily be eliminated by a filter since the switching frequency is always constant. When the pulse width is 0% (when there is no load or the input voltage is high), current consumption is low since pulses are skipped.

2. Soft-Start Function

The S-8533 Series has a built-in soft-start circuit.

This circuit enables the output voltage (V_{OUT}) to rise gradually over the specified soft-start time (t_{SS}) to suppress the overshooting of the output voltage, when the power is switched on or the ON/OFF pin is set "H".

The soft-start time can be set with an external capacitance (C_{SS}) .

The time needed for the output voltage to reach 95% of the set output voltage value is calculated by the following formula.

Figure 7 Soft-Start Time

The value for C_{SS} should be selected to give enough margin to the soft-start time against the power supply rise time. If the soft-start time is short, possibility for output voltage overshoot, input current rush, and malfunction of the IC increases.

3. ON/OFF Pin (Shutdown Pin)

This pin is used to activate and deactivate the step-down operation.

When the ON/OFF pin is set to "L", all the internal circuits stop working, and substantial savings in current consumption are thus achieved. The voltage of the PDRV pin goes to V_{IN} level and voltage of the NDRV pin goes to V_{SS} level to shut off the respective transistors.

The ON/OFF pin is configured as shown in **Figure 8**. Since pull-up or pull-down is not performed internally, operation where the ON/OFF pin is in a floating state should be avoided. Application of a voltage of 0.3 to 1.8 V to the pin should also be avoided lest the current consumption increases. When the ON/OFF pin is not used, it should be connected to the VIN pin.

Figure 8 ON/OFF Pin Structure

4. 100% Duty Cycle

The S-8533 Series operates with a maximum duty cycle of 100%. The switching transistor can be kept on to supply current to the load continually, even in cases where the input voltage falls below the preset output voltage value. The output voltage under these circumstances is equal to the subtraction of the lowering due to the DC resistance of the coil and the on-resistance of the switching transistor from the input voltage.

5. Back-Flow Current

Since the S-8533 Series performs PWM synchronous rectification under a light load, current flows backward in the V_{IN} direction. The back-flow current therefore reaches its peak when there is no load (see **Figure 9**). Pay attention to the maximum back-flow current value, which can be calculated from the following expressions.

Duty $(I_{\text{OUT}} = 0) = V_{\text{OUT}} / V_{\text{IN}}$ Example : $V_{\text{IN}} = 5 V$, $V_{\text{OUT}} = 3 V$, Duty = 60% $\Delta I_L = \Delta V/L \times \text{ton} = (V_{IN} - V_{OUT}) \times \text{Duty}/(L \times f_{OSC}) \times 1.2$ Example : V_{IN} = 5 V, V_{OUT} = 3 V, f_{OSC} = 300 kHz, L = 22 μ H, ΔI_L = 218 mA I_L max. = $\Delta I_L/2$ = 109 mA, I_L min. = $-\Delta I_L/2$ = -109 mA

When there is no load, the current waveform becomes a triangular wave with the maximum, I_L max., and the minimum, ILmin., which is negative. The negative current, shaded regions in **Figure 10**, flows backward. When the output current (I_{OUT}) is approximately 109 mA under the above conditions, the current does not flow

backward since the minimum value $(I_L \text{min})$ of the triangular wave becomes 0 mA. When an input capacitor (C_{IN}) is installed, back-flow current to the power source is negligible since the back-flow current is absorbed by the input capacitor. The input capacitor is indispensable to reduce back-flow current to the power source.

Though the conditions mentioned above are required to prevent back-flow current, they are guidelines. Check the validity by measuring the prototype or the actual device.

Figure 10 Example for No Back-Flow Current

■ External Parts Selection

1. Inductor

The inductance value (L) greatly affects the maximum output current (I_{OUT}) and the efficiency (η) .

As the L value is reduced gradually, the peak current (I_{PK}) increases, the stability of the circuit is improved, and I_{OUT} increases. As the L value is made even smaller, the efficiency is lowered, and I_{OUT} decreases since the current driveability of the switching transistor is insufficient.

As the L value is increased, the dissipation in the switching transistor due to I_{PK} decreases, and the efficiency reaches the maximum at a certain L value. As the L value is made even larger, the efficiency degrades since the dissipation due to the series resistance of the coil increases. I_{OUT} also decreases.

An inductance of 22 μH is recommended for the S-8533 Series.

When choosing an inductor, attention to its allowable current should be paid since the current exceeding the allowable value will cause magnetic saturation in the inductor, leading to a marked decline in efficiency and the breakdown of the IC due to large current.

An inductor should therefore be selected so that I_{PK} does not surpass its allowable current. I_{PK} is expressed by the following equation :

$$
I_{\text{PK}} = I_{\text{OUT}} + \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{2 \times f_{\text{osc}} \times L \times V_{\text{IN}}}
$$

where $f_{\rm OSC}$ (= 300 kHz) is the oscillation frequency.

2. Capacitors (C_{IN}, C_{OUT})

The capacitor (C_{IN}) inserted on the input side serves to lower the power impedance, average input current, and suppress back-flow current to the power source. Select the C_{IN} value according to the impedance of the power supplied, and select a capacitor that has low ESR (Equivalent Series Resistance) and large capacitance. It should be approximately 47 to 100 μF, although the actual value depends on the impedance of the power source used and load current value. When the input voltage is low and the load is large, the output voltage may become unstable. In this case, increase the input capacitance.

For the output side capacitor (C_{OUT}) , select a large capacitance with low ESR (Equivalent Series Resistance) to smoothen the ripple voltage. When the input voltage is extremely high or the load current is extremely large, the output voltage may become unstable. In this case, the unstable area will become narrow by selecting a large capacitance for an output side capacitor. A tantalum electrolytic capacitor is recommended since the unstable area widens when a capacitor with a large ESR, such as an aluminum electrolytic capacitor, or a capacitor with a small ESR, such as a ceramic capacitor, is chosen. The range of the capacitance should generally be approximately 47 to 100 μF.

Fully evaluate input and output capacitors under the actual operating conditions to determine the best value.

3. External Transistor

Enhancement (P-channel, N-channel) MOS FETs can be used as external switching transistors for the S-8533 Series.

3. 1 Enhancement (P-channel, N-channel) MOS FET

The PDRV/NDRV pin of the S-8533 Series is capable of directly driving a P-channel or N-channel MOS FET with a gate capacity around 1000 pF.

When P-channel/N-channel MOS FETs are chosen, efficiency will be 2 to 3% higher than that achieved by a PNP/NPN bipolar transistor since MOS FET switching speeds are higher than PNP/NPN bipolar transistors and power dissipation due to the base current is avoided.

The important parameters in selecting MOS FETs include the threshold voltage, breakdown voltage between gate and source, breakdown voltage between drain and source, total gate capacity, on-resistance, and the current ratings.

The PDRV and NDRV pins swing from voltage V_{IN} over to voltage V_{SS} . If the input voltage is low, a MOS FET with a low threshold voltage has to be used so that the MOS FET will turn on as required. If, conversely, the input voltage is high, select a MOS FET whose gate-source breakdown voltage is higher than the input voltage by at least several volts.

Immediately after the power is turned on, or when the power is turned off (that is, when the step-down operation is terminated), the input voltage will be imposed across the drain and the source of the MOS FET. The transistor therefore needs to have drain-source breakdown voltage that is also several volts higher than the input voltage. The total gate capacity and the on-resistance affect the efficiency.

The power dissipation for charging and discharging the gate capacity by switching operation will affect the efficiency especially at low load current region when the total gate capacity becomes larger and the input voltage becomes higher. If the efficiency under light loads is a matter of particular concern, select a MOS FET with a small total gate capacity.

In regions where the load current is high, the efficiency is affected by power dissipation caused by the on-resistance of the MOS FET. If the efficiency under heavy loads is particularly important in the application, choose a MOS FET with as low an on-resistance as possible.

As for the current rating, select a MOS FET whose maximum continuous drain current rating is higher than I_{PK} .

If an external P-channel MOS FET has much different characteristics (input capacitance, threshold value, etc.) from an external N-channel MOS FET, they turn ON at the same time, flowing a through current and reducing efficiency. If a MOS FET with a large input capacitance is used, switching dissipation increases and efficiency decreases. If it is used at several hundreds of mA or more, the dissipation at the MOS FET increases and may exceed the permissible dissipation of the MOS FET. To select P-channel and N-channel MOS FETs, evaluate the performance by testing under the actual condition.

Caution If the load current is large, the P-channel MOS FET dissipation increases and heat is generated. Pay attention to dissipate heat from the P-channel MOS FET.

Efficiency data using Sanyo Electric Co., Ltd. CPH6303, CPH6403, and Vishay Siliconix Si3441DV and Si3442DV for applications with an input voltage range of 6 to 8 V or less is included for reference. For applications with an input voltage range of 6 to 8 V or more, efficiency data using Sanyo Electric Co., Ltd. CPH6302, CHP6402, and Vishay Siliconix Si3454DV and Si3455DV is included. Refer to "̈ **Reference Data**".

Current flow in the parasitic diode is not allowed in some MOS FETs. In this case, a Schottky diode must be connected in parallel to the MOS FET. The Schottky diode must have a low forward voltage, a high switching speed, a reverse-direction withstand voltage of V_{IN} or higher, and a current rating of I_{PK} or higher.

̈ **Standard Circuit**

• **Using MOS FET**

Caution The above connection diagram does not guarantee correct operation. Perform sufficient evaluation using the actual application to set the constants.

■ Precautions

- Install the external capacitors, diode, coil, and other peripheral parts as close to the IC as possible, and make a onepoint grounding.
- Normally, the P-channel and N-channel MOS FETs do not turn ON at the same time. However, if the external Pchannel MOS FET has much different characteristics (input capacitance, V_{th} , etc.) from the external N-channel MOS FET, they may turn ON at the same time, flowing a through current. Select P-channel and N-channel transistors with similar characteristics.
- Characteristics ripple voltage and spike noise occur in IC containing switching regulators. Moreover rush current flows at the time of a power supply injection. Because these largely depend on the coil, the capacitor and impedance of power supply used, fully check them using an actually mounted model.
- If the input voltage is high and output current is low, pulses with a low duty ratio may be output, and then the duty ratio may be 0% for several clocks.
- The PDRV and NDRV oscillation frequencies may be an integer fraction of 300 kHz at some input voltage and load conditions. In this case, the ripple voltage may increase.
- The through current prevention circuit reduces through current by shifting the P-channel and N-channel transistor on timing. It does not suppress the through current in the external transistors completely.
- Since PWM synchronous rectification is performed even when the load is light, current flows back to V_{IN} . Check whether the back-flow occurs and whether it affects the performance. (See "5. Back-Flow Current" in " **Operation**".)
- The PDRV or NDRV oscillation frequency may vary in a voltage range, depending on input voltage.
- When decreasing the power supply voltage slowly, the IC operation may be undefined if the voltage falls below the minimum operating voltage.
- Make sure that dissipation of the switching transistor especially at high temperature will not surpass the power dissipation of the package.
- Switching regulator performance varies depending on the design of PCB patterns, peripheral circuits and parts. Thoroughly evaluate the actual device when setting. When using parts other than those which are recommended, contact the SII marketing department.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

̈ **Characteristics (Typical Data)**

- **1. Examples of Major Characteristics**
	- (1) Current Consumption 1 (I_{SS1}) vs. Input Voltage (V_{IN}) (2) Oscillation Frequency (f_{OSC}) vs. Input Voltage (V_{IN})

(3) PDRV Pin Output Current "H" (I_{PDRVH}) vs. **Input Voltage (V_{IN})**

(5) NDRV Pin Output Current "H" (I_{NDRVH} **) vs. Input Voltage (V_{IN})**

(4) PDRV Pin Output Current "L" (I_{PDRVL}) vs. **Input Voltage (V_{IN})**

(6) NDRV Pin Output Current "L" (INDRVL) vs. Input Voltage (V_{IN})

(8) ON/OFF Pin Input Voltage "L" (VSL) vs. Input Voltage (V_{IN})

16 Seiko Instruments Inc.

(9) Soft-Start Time (t_{SS}) vs. Input Voltage (V_{IN})

(12) Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) **(5.0 V : S-8533A50AFT)**

(11) Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) **(3.3 V : S-8533A33AFT)**

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_00

2. Examples of Transient Response Characteristics

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER Rev.3.0_00 **S-8533 Series**

(2) ON/OFF Pin Response (V_{ON/OFF} : 0 V \rightarrow 1.8 V, I_{OUT} : 10 mA)

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_{_00}

(3) Load Fluctuations (I_{OUT} **: 0.1 mA** \rightarrow **500 mA, 500 mA** \rightarrow **0.1 mA,** V_{IN} **: 2.7 V or 5.0 V or 7.5 V)**

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER Rev.3.0_00 **S-8533 Series**

(4) Input Voltage Fluctuations (VIN : 2.7 V → **9.0 V** → **2.7 V, 5.0 V** → **9.0 V** → **5.0 V, 7.5 V** → **9.0 V** → **7.5 V)**

■ Reference Data

Reference data are intended for use in selecting peripheral parts to the IC. The information therefore provides characteristic data in which external parts are selected with a view of wide variety of IC applications. All data show typical values.

1. External Parts for Reference Data

Table 4 External Parts List for Output Current vs. Efficiency Characteristics

External Parts List for Ripple Data

Table 5 External Parts for Input Voltage vs. Ripple Voltage Characteristics Data

Performance Data for Parts

The following shows the performance of external parts.

Table 6 Performance of External Parts

Caution The value of each characteristic in Table 6 depends on the materials prepared by each manufacturer, however, confirm the specifications by referring to respective materials when using any of the above.

2. Output Current (IOUT) vs. Efficiency (η**) Characteristics**

The following shows the actual output current (I_{OUT}) vs. efficiency (n) characteristics when the S-8533 Series is used under conditions (1) to (26) in **Table 4**.

(1) S-8533A15AFT (CPH6303/CPH6403) (2) S-8533A15AFT (Si3441DV/Si3442DV)

(5) S-8533A33AFT (CPH6302/CPH6402) (6) S-8533A33AFT (Si3454DV/Si3455DV)

(7) S-8533A50AFT (CPH6302/CPH6402) (8) S-8533A50AFT (Si3454DV/Si3455DV)

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER Rev.3.0_00 **S-8533 Series**

(9) S-8533A15AFT (CPH6303/CPH6403) (10) S-8533A15AFT (Si3441DV/Si3442DV)

(11) S-8533A33AFT (CPH6303/CPH6403) (12) S-8533A33AFT (Si3441DV/Si3442DV)

(13) S-8533A33AFT (CPH6302/CPH6402) (14) S-8533A33AFT (Si3454DV/Si3455DV)

(15) S-8533A50AFT (CPH6302/CPH6402) (16) S-8533A50AFT (Si3454DV/Si3455DV)

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER S-8533 Series Rev.3.0_{_00}

(17) S-8533A15AFT (CPH6303/CPH6403) (18) S-8533A15AFT (Si3441DV/Si3442DV)

(19) S-8533A33AFT (CPH6303/CPH6403) (20) S-8533A33AFT (Si3441DV/Si3442DV)

(21) S-8533A33AFT (CPH6302/CPH6402) (22) S-8533A33AFT (Si3454DV/Si3455DV)

(23) S-8533A50AFT (CPH6302/CPH6402) (24) S-8533A50AFT (Si3454DV/Si3455DV)

STEP-DOWN, SYNCHRONOUS PWM CONTROL SWITCHING REGULATOR CONTROLLER Rev.3.0_00 **S-8533 Series**

(25) S-8533A33AFT (CPH6303/CPH6403) (26) S-8533A33AFT (CPH6302/CPH6402)

3. Output Current (I_{OUT}) vs. Ripple Voltage (V_r) Characteristics

The following shows the actual output current (I_{OUT}) vs. ripple voltage (V_r) characteristics when the S-8533 Series is used under conditions (27) to (34) in **Table 5**.

(31) S-8533A33AFT (CPH6302/CPH6402) (32) S-8533A33AFT (Si3454DV/Si3455DV)

(27) S-8533A15AFT (CPH6303/CPH6403) (28) S-8533A15AFT (Si3441DV/Si3442DV)

(33) S-8533A50AFT (CPH6302/CPH6402) (34) S-8533A50AFT (Si3454DV/Si3455DV)

 $3.00^{+0.3}_{-0.2}$ $\frac{5}{\Box}$ $\bf 8$ H 44±02 64±02 $\begin{array}{c} \end{array}$ $\begin{array}{c} \n\begin{array}{c} \n\end{array} \\
\begin{array}{c} \n\end{array} \\
\begin{array}{c} \n\end{array} \\
\begin{array}{c} \n\end{array} \\
\end{array}$ $\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \end{array} \end{array} \end{array} \end{array}$ $\begin{array}{c} \boxed{} \ \boxed{1} \\ 4 \end{array}$

No. FT008-A-P-SD-1.1

Seiko Instruments Inc. **www.sii-ic.com**

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.