Seiko Instruments Inc.

S-93L76A

LOW VOLTAGE OPERATION 3-WIRE SERIAL E²PROM

www.sii-ic.com © Seiko Instruments Inc., 2004-2011

The S-93L76A is a low voltage operating, high speed, low current consumption, 3-wire serial E²PROM with a wide operating voltage range. The S-93L76A has the capacity of 8 K-bit, and the organization is 512-wod × 16 bit. It is capable of sequential read, at which time addresses are automatically incremented in 16-bit blocks. The communication method is by the Microwire bus.

Features

 Operating voltage range Read: 1.6 V to 5.5 V Write: 1.8 V to 5.5 V (WRITE, ERASE) 2.7 V o 5.5 V (WRAL, ERAL)

FFFFh

- Operating frequency: 2.0 MHz (Vcc = 4.5 V to 5.5 V)
- Write time: 10.0 ms max.
- Sequential read capable
- Write protect function during the low power supply voltage
- 10^6 cycles / word^{*1} (Ta = +85°C) • Endurance:
- Data retention:
- 100 years (Ta = $+25^{\circ}$ C) 20 years (Ta = $+85^{\circ}C$)
- Memory capacity: 8 K-bit
- Initial shipment data:
- Lead-free, Sn 100%, halogen-free^{*2}

*1. For each address (Word: 16-bit)

*2. Refer to "
Product Name Structure" for details.

Packages

- 8-Pin SOP (JEDEC)
- 8-Pin TSSOP
- TMSOP-8
- SNT-8A
- Caution This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII is indispensable.




1



Pin Configurations

1. 8-Pin SOP (JEDEC)



8-Pin SOP (JEDEC)

Figure 1

S-93L76AD0I-J8T1x

2. 8-Pin TSSOP

8-Pin TSSOP Top view

	1 H 2 H 3 H	8 8 7 1 5
--	-------------------	-----------------------------------

Figure 2

S-93L76AD0I-T8T1x

Pin No.	Symbol	Description
1	CS	Chip select input
2	SK	Serial clock input
3	DI	Serial data input
4	DO	Serial data output
5	GND	Ground
6	TEST ^{*1}	Test
7	NC	No connection
8	VCC	Power supply

Table 1

*1. Connect to GND or V_{CC} .

Even if this pin is not connected, performance is not affected so long as the absolute maximum rating is not exceeded.


Table 2

Symbol	Description
CS	Chip select input
SK	Serial clock input
DI	Serial data input
DO	Serial data output
GND	Ground
TEST ^{*1}	Test
NC	No connection
VCC	Power supply
	CS SK DI DO GND TEST ^{*1} NC

***1.** Connect to GND or V_{CC} .

Even if this pin is not connected, performance is not affected so long as the absolute maximum rating is not exceeded.

3. TMSOP-8



TMSOP-8

Figure 3

S-93L76AD0I-K8T3U

4. SNT-8A



Figure 4

S-93L76AD0I-I8T1x

Table 3							
Pin No.	Symbol	Description					
1	CS	Chip select input					
2	SK	Serial clock input					
3	DI	Serial data input					
4	DO	Serial data output					
5	GND	Ground					
6	TEST ^{*1}	Test					
7	NC	No connection					
8	VCC	Power supply					

*1. Connect to GND or V_{CC} .

Even if this pin is not connected, performance is not affected so long as the absolute maximum rating is not exceeded.

Table 4

Pin No.	Symbol	Description
1	NC	No connection
2	VCC	Power supply
3	SK	Serial clock input
4	CS	Chip select input
5	DO	Serial data output
6	DI	Serial data input
7	TEST ^{*1}	Test
8	GND	Ground

*1. Connect to GND or V_{CC} .

Even if this pin is not connected, performance is not affected so long as the absolute maximum rating is not exceeded.

Remark 1. Refer to the "Package drawings" for the details.

- 2. x: G or U
- 3. Please select products of environmental code = U for Sn 100%, halogen-free products.

Block Diagram




Figure 5

Rev.5.0_00

Instruction Set

Table 5														
Instruction	Start Bit	Operati	ion Code					Add	ress					Data
SK input clock	1	2	3	4	5	6	7	8	9	10	11	12	13	14 to 29
READ (Read data)	1	1	0	х	A8	A7	A6	A5	A4	A3	A2	A1	A0	D15 to D0 Output ^{*1}
WRITE (Write data)	1	0	1	х	A8	A7	A6	A5	A4	A3	A2	A1	A0	D15 to D0 Input
ERASE (Erase data)	1	1	1	х	A8	A7	A6	A5	A4	A3	A2	A1	A0	
WRAL (Write all)	1	0	0	0	1	х	х	х	х	х	х	х	х	D15 to D0 Input
ERAL (Erase all)	1	0	0	1	0	х	х	х	х	х	х	х	х	
EWEN (Write enable)	1	0	0	1	1	х	х	х	х	х	х	х	х	
EWDS (Write disable)	1	0	0	0	0	х	х	х	х	х	х	х	х	

*1. When the 16-bit data in the specified address has been output, the data in the next address is output.

Remark x: Don't care

Rev.5.0_00

Absolute Maximum Ratings

	Table 6		
Item	Symbol	Ratings	Unit
Power supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC}	V
Operating ambient temperature	T _{opr}	-40 to +85	°C
Storage temperature	T _{sta}	-65 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

Recommended Operating Conditions

Table 7								
ltem Svmb		Conditions	Ta = -40°	$Ta = -40^{\circ}C$ to $+85^{\circ}C$				
liem	Symbol	Conditions	Min.	Max.	Unit			
		READ, EWDS	1.6	5.5	V			
Power supply voltage	V _{CC}	WRITE, ERASE , EWEN	1.8	5.5	V			
		WRAL, ERAL	2.7	5.5	V			
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	2.0	V _{cc}	V			
High level input voltage	VIH	$V_{CC} = 2.7 \text{ V to } 4.5 \text{ V}$	$0.8 \times V_{CC}$	V _{cc}	V			
		$V_{CC} = 1.6 \text{ V to } 2.7 \text{ V}$	$0.8 \times V_{CC}$	V _{cc}	V			
Low level input voltage		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	0.0	0.8	V			
	VIL	$V_{CC} = 2.7 \text{ V to } 4.5 \text{ V}$	0.0	$0.2 \times V_{CC}$	V			
		$V_{CC} = 1.6 \text{ V to } 2.7 \text{ V}$	0.0	$0.15 imes V_{CC}$	V			

■ Pin Capacitance

Table 8

			(Ta = +25°	°C, f = 1.0 MHz	$z, V_{CC} = 5.0 V$
Item	Symbol	Conditions	Min.	Max.	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0 V$		8	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0 V	_	10	pF

Endurance

	Table 9			
Symbol	Operating Ambient Temperature	Min.	Max.	Unit
N _W	$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$	10 ⁶	_	cycles / word ^{*1}
		Symbol Operating Ambient Temperature	Symbol Operating Ambient Temperature Min.	Symbol Operating Ambient Temperature Min. Max.

***1.** For each address (Word: 16-bit)

Data Retention

Table 10							
Item	Symbol	Operating Ambient Temperature	Min.	Max.	Unit		
Data Datastian		Ta = +25°C	100	_	year		
Data Retention	—	$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$	20	_	year		

Rev.5.0_00

■ DC Electrical Characteristics

			Table	11					
ltem	Symbol	Conditions	V _{CC} = 4.5 Min.	V to 5.5 V Max.	Ta = -40°C V _{CC} = 2.5 Min.		V _{CC} = 1.6 Min.	V to 2.5 V Max.	Unit
Current consumption (READ)	I _{CC1}	DO no load		0.8		0.5		0.4	mA

Table 12

				Ta = −40°C	to +85°C		
Item Syn	Symbol	Symbol Conditions	V_{CC} = 4.5 V to 5.5 V		$V_{CC} = 1.8 \text{ V to } 4.5 \text{ V}$		Unit
			Min.	Max.	Min.	Max.	
Current consumption (WRITE)	I _{CC2}	DO no load		2.0	_	1.5	mA

		Table							
			$Ta = -40^{\circ}C$ to $+85^{\circ}C$						
Item	Symbol	Conditions	V _{CC}	=	V _{CC}	=	V _{CC}	=	Unit
nom	Cynhoor	Contaitionio	4.5 V to	5.5 V	2.5 V to	4.5 V	1.6 V to	2.5 V	01m
			Min.	Max.	Min.	Max.	Min.	Max.	
Standby current consumption	I _{SB}	CS = GND, DO = Open, Other inputs to V _{CC} or GND	_	2.0	_	2.0	_	2.0	μΑ
Input leakage current	ILI	$V_{IN} = GND$ to V_{CC}	_	1.0		1.0	_	1.0	μΑ
Output leakage current	I _{LO}	$V_{OUT} = GND \text{ to } V_{CC}$	_	1.0	_	1.0	_	1.0	μΑ
Low level output	V	I _{OL} = 2.1 mA		0.4					V
voltage	V _{OL}	I _{OL} = 100 μA		0.1		0.1		0.1	V
Link laval autout		I _{OH} = -400 μA	2.4						V
High level output	V _{OH}	I _{OH} = -100 μA	$V_{CC}-0.3$		$V_{CC}-0.3$				V
voltage		I _{OH} = -10 μA	$V_{CC}-0.2$		$V_{CC}-0.2$		$V_{CC} - 0.2$		V
Write enable latch data hold voltage	V _{DH}	Only when write disable mode	1.5		1.5		1.5		V

Table 13

AC Electrical Characteristics

Table 14	Measurement	Conditions
----------	-------------	------------

Input pulse voltage	$0.1 \times V_{CC}$ to $0.9 \times V_{CC}$
Output reference voltage	$0.5 imes V_{CC}$
Output load	100 pF

				Ta = -40°	C to +85°C			
Item	Symbol	$V_{CC} = 4.5$	V to 5.5 V	$V_{CC} = 2.5$	V to 4.5 V	$V_{\rm CC} = 1.6$	V to 2.5 V	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
CS setup time	t _{css}	0.2	_	0.4	_	1.0	_	μs
CS hold time	t _{CSH}	0	_	0		0	_	μs
CS deselect time	t _{CDS}	0.2	—	0.2	—	0.4	_	μs
Data setup time	t _{DS}	0.1	_	0.2	_	0.4	_	μs
Data hold time	t _{DH}	0.1	_	0.2	_	0.4	_	μs
Output delay time	t _{PD}		0.4	—	0.8	—	2.0	μs
Clock frequency	f _{sк}	0	2.0	0	1.0	0	0.25	MHz
SK clock time "L" *1	t _{SKL}	0.1		0.25		1.0	_	μs
SK clock time "H" *1	t _{sкн}	0.1	_	0.25	_	1.0	_	μs
Output disable time	t_{HZ1}, t_{HZ2}	0	0.15	0	0.5	0	1.0	μs
Output enable time	t _{SV}	0	0.15	0	0.5	0	1.0	μs


Table 15

*1. The clock cycle of the SK clock (frequency: f_{SK}) is 1 / f_{SK} µs. This clock cycle is determined by a combination of several AC characteristics, so be aware that even if the SK clock cycle time is minimized, the clock cycle (1 / f_{SK}) cannot be made equal to t_{SKL} (min.) + t_{SKH} (min.).

Та	ble	16

		Ta = −40°C to +85°C			
Item	Symbol	V_{CC} = 1.8 V to 5.5 V			
		Min.	Тур.	Max.	
Write time	t _{PR}		4.0	10.0	ms

LOW VOLTAGE OPERATION 3-WIRE SERIAL E²PROM S-93L76A



- *1. Indicates high impedance.
- *2. 1 / f_{SK} is the SK clock cycle. This clock cycle is determined by a combination of several AC characteristics, so be aware that even if the SK clock cycle time is minimized, the clock cycle (1 / f_{SK}) cannot be made equal to t_{SKL} (min.) + t_{SKH} (min.).

Figure 6 Timing Chart

Initial shipment data

Initial shipment data of all addresses is "FFFFh".

Operation

All instructions are executed by making CS "H" and then inputting DI at the rising edge of the SK pulse. An instruction is input in the order of its start bit, instruction, address, and data. The start bit is recognized when "H" of DI is input at the rising edge of SK after CS has been made "H". As long as DI remains "L", therefore, the start bit is not recognized even if the SK pulse is input after CS has been made "H". The SK clock input while DI is "L" before the start bit is input is called a dummy clock. By inserting as many dummy clocks as required before the start bit, the number of clocks the internal serial interface of the CPU can send out and the number of clocks necessary for operation of the serial memory IC can be adjusted. Inputting the instruction is complete when CS is made "L". CS must be made "L" once during the period of t_{CDS} in between instructions.

"L" of CS indicates a standby status. In this status, input of SK and DI is invalid, and no instruction is accepted.

1. Reading (READ)

The READ instruction is used to read the data at a specified address. When this instruction is executed, the address A_0 is input at the rising edge of SK and the DO pin, which has been in a high-impedance (High-Z) state, outputs "L". Subsequently, 16 bits of data are sequentially output at the rising edge of SK.

If SK is output after the 16-bit data of the specified address has been output, the address is automatically incremented, and the 16-bit data of the next address is then output. By inputting SK sequentially with CS kept at "H", the data of the entire memory space can be read. When the address is incremented from the last address (A_8 ... A_1 $A_0 = 1$... 1 1), it returns to the first address (A_8 ... A_1 $A_0 = 0$... 0 0).




Figure 7 Read Timing

2. Writing (WRITE, ERASE, WRAL, ERAL)

Write instructions (WRITE, ERASE, WRAL, and ERAL) are used to start writing data to the non-volatile memory by making CS "L" after the specified number of clocks has been input.

The write operation is completed within the write time t_{PR} (10 ms) no matter which write instruction is used. The typical write time is less than half 10 ms. If the end of the write operation is known, therefore, the write cycle can be minimized. To ascertain the end of a write operation, make CS "L" to start the write operation and then make CS "H" again to check the status of the DO output pin. This series of operations is called a verify operation.

If DO outputs "L" during the verify operation period in which CS is "H", it indicates that a write operation is in progress. If DO outputs "H", it indicates that the write operation is finished. The verify operation can be executed as many times as required. This operation can be executed in two ways. One is detecting the positive transition of DO output from "L" to "H" while holding CS at "H". The other is detecting the positive transition of DO output from "L" to "H" by making CS "H" once and checking DO output, and then returning CS to "L".

During the write period, SK and DI are invalid. Do not input any instructions during this period. Input an instruction while the DO pin is outputting "H" or is in a high-impedance state. Even while the DO pin is outputting "H", DO immediately goes into a high-impedance (High-Z) state if "H" of DI (start bit) is input at the rising edge of SK. Keep DI "L" during the verify operation period.

2.1 Writing data (WRITE)

This instruction is used to write 16-bit data to a specified address.

After making CS "H", input a start bit, the WRITE instruction, an address, and 16-bit data. If data of more than 16 bits is input, the written data is sequentially shifted at each clock, and the 16 bits input last are the valid data. The write operation is started when CS is made "L". It is not necessary to set data to "1" before it is written.




Figure 8 Data Write Timing

2. 2 Erasing data (ERASE)

This instruction is used to erase specified 16-bit data. All the 16 bits of the data are "1". After making CS "H", input a start bit, the ERASE instruction, and an address. It is not necessary to input data. The data erase operation is started when CS is made "L".




Figure 9 Data Erase Timing

2.3 Writing to chip (WRAL)

This instruction is used to write the same 16-bit data to the entire address space of the memory. After making CS "H", input a start bit, the WRAL instruction, an address, and 16-bit data. Any address may be input. If data of more than 16 bits is input, the written data is sequentially shifted at each clock, and the 16-bit data input last is the valid data. The write operation is started when CS is made "L". It is not necessary to set the data to "1" before it is written.




Figure 10 Chip Write Timing

2.4 Erasing chip (ERAL)

This instruction is used to erase the data of the entire address space of the memory. All the data is "1". After making CS "H", input a start bit, the ERAL instruction, and an address. Any address may be input. It is not necessary to input data. The chip erase operation is started when CS is made "L".




Figure 11 Chip Erase Timing

3. Write enable (EWEN) and write disable (EWDS)

The EWEN instruction is used to enable a write operation. The status in which a write operation is enabled is called the program-enabled mode.

The EWDS instruction is used to disable a write operation. The status in which a write operation is disabled is called the program-disabled mode.

The write operation is disabled upon power application and detection of a low supply voltage. To prevent an unexpected write operation due to external noise or a CPU malfunctions, it should be kept in write disable mode except when performing write operations, after power-on and before shutdown.




Figure 12 Write Enable / Disable Timing

Start Bit

A start bit is recognized by latching the high level of DI at the rising edge of SK after changing CS to high (start bit recognition). A write operation begins by inputting the write instruction and setting CS to low. Subsequently, by setting CS to high again, the DO pin outputs a low level if the write operation is still in progress and a high level if the write operation is complete (verify operation). Therefore, only after a write operation, in order to input the next command, CS is set to high, which switches the DO pin from a high-impedance state (High-Z) to a data output state. However, if start bit is recognized, the DO pin returns to the high-impedance state (refer to **Figure 6 Timing Chart**).

Make sure that data output from the CPU does not interfere with the data output from the serial memory IC when configuring a 3 -wire interface by connecting the DI input pin and DO output pin, as such interference may cause a start bit fetch problem. Take the measures described in "■ 3-Wire Interface (Direct Connection between DI and DO)".

■ Write Protect Function during the Low Power Supply Voltage

The S-93L76A provides a built-in detector to detect a low power supply voltage and disable writing. When the power supply voltage is low or at power application, the write instructions (WRITE, ERASE, WRAL, and ERAL) are cancelled, and the write disable state (EWDS) is automatically set. The detection voltage and the release voltage are 1.4 V typ. (refer to **Figure 13**).

Therefore, when a write operation is performed after the power supply voltage has dropped and then risen again up to the level at which writing is possible, a write enable instruction (EWEN) must be sent before a write instruction (WRITE, ERASE, WRAL, or ERAL) is executed.

When the power supply voltage drops during a write operation, the data being written to an address at that time is not guaranteed.




Figure 13 Operation during Low Power Supply Voltage

■ 3-Wire Interface (Direct Connection between DI and DO)

There are two types of serial interface configurations: a 4-wire interface configured using the CS, SK, DI, and DO pins, and a 3-wire interface that connects the DI input pin and DO output pin.

When the 3-wire interface is employed, a period in which the data output from the CPU and the data output from the serial memory collide may occur, causing a malfunction. To prevent such a malfunction, connect the DI and DO pins of the S-93L76A via a resistor (10 k Ω to 100 k Ω) so that the data output from the CPU takes precedence in being input to the DI pin (refer to **Figure 14**).




Figure 14 Connection of 3-Wire Interface

■ Input Pin and Output Pin

Rev.5.0_00


1. Connection of input pins


All the input pins of the S-93L76A employ a CMOS structure, so design the equipment so that high impedance will not be input while the S-93L76A is operating. Especially, deselect the CS input (a low level) when turning on / off power and during standby. When the CS pin is deselected (a low level), incorrect data writing will not occur. Connect the CS pin to GND via a resistor (10 k Ω to 100 k Ω pull-down resistor). To prevent malfunction, it is recommended to use equivalent pull-down resistors for pins other than the CS pin.

2. Equivalent circuit of input pin and output pin

The following shows the equivalent circuits of input pins of the S-93L76A. None of the input pins incorporate pull-up and pull-down elements, so special care must be taken when designing to prevent a floating status. Output pins are high-level / low-level / high-impedance tri-state outputs. The TEST pin is disconnected from the internal circuit by a switching transistor during normal operation. As long as the absolute maximum rating is satisfied, the TEST pin and internal circuit will never be connected.

2.1 Input pin












Figure 16 SK, DI Pin





2.2 Output pin





3. Input pin noise elimination time

The S-93L76A includes a built-in low-pass filter to eliminate noise at the SK, DI, and CS pins. This means that if the supply voltage is 5.0 V (at room temperature), noise with a pulse width of 20 ns or less can be eliminated. Note, therefore, that noise with a pulse width of more than 20 ns will be recognized as a pulse if the voltage exceeds V_{IH} / V_{IL} .


Precaution

- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement of the products including this IC upon patents owned by a third party.


Characteristics (Typical Data)

1. DC Characteristics


1.1 Current consumption (READ) I_{CC1} vs. ambient temperature Ta




1.3 Current consumption (READ) I_{CC1} vs. ambient temperature Ta




1.5 Current consumption (READ) I_{CC1} vs. power supply voltage V_{CC}




1.2 Current consumption (READ) I_{CC1} vs. ambient temperature Ta




1.4 Current consumption (READ) I_{CC1} vs. power supply voltage V_{CC}




1.6 Current consumption (READ) I_{CC1} vs. Clock frequency f_{SK}




1.7 Current consumption (WRITE) I_{CC2} vs. ambient temperature Ta




1.9 Current consumption (WRITE) I_{CC2} vs. ambient temperature Ta




1. 11 Current consumption in standby mode I_{SB} vs. ambient temperature Ta




1.8 Current consumption (WRITE) I_{CC2} vs. ambient temperature Ta




1.10 Current consumption (WRITE) I_{CC2} vs. power supply voltage V_{CC}




1.12 Current consumption in standby mode I_{SB} vs. power supply voltage V_{CC}




1. 13 Input leakage current I_{LI} vs. ambient temperature Ta




1.15 Output leakage current I_{LO} vs. ambient temperature Ta




1.17 High-level output voltage V_{OH} vs. ambient temperature Ta




1. 14 Input leakage current I_{LI} vs. ambient temperature Ta




1.16 Output leakage current I_{LO} vs. ambient temperature Ta




1.18 High-level output voltage V_{OH} vs. ambient temperature Ta




1. 19 High-level output voltage V_{OH} vs. ambient temperature Ta




1. 21 Low-level output voltage V_{OL} vs. ambient temperature Ta




1. 23 High-level output current I_{OH} vs. ambient temperature Ta




1. 20 High-level output voltage V_{OH} vs. ambient temperature Ta




1. 22 Low-level output voltage V_{OL} vs. ambient temperature Ta




1. 24 High-level output current I_{OH} vs. ambient temperature Ta




1.25 High-level output current I_{OH} vs. ambient temperature Ta




1. 27 Low-level output current I_{OL} vs. ambient temperature Ta




1.29 Input inverted voltage V_{INV} vs. power supply voltage V_{CC}




1. 26 High-level output current I_{OH} vs. ambient temperature Ta




1. 28 Low-level output current I_{OL} vs. ambient temperature Ta



1. 30 Input inverted voltage V_{INV} vs. ambient temperature Ta




1. 31 Low supply voltage detection voltage –V_{DET} vs. ambient temperature Ta




2. AC Characteristics


2. 1 Maximum operating frequency $f_{\text{MAX.}}$ vs. power supply voltage V_{CC}




2. 3 Write time t_{PR} vs. ambient temperature Ta




1. 32 Low supply voltage release voltage +V_{DET} vs. ambient temperature Ta




2. 2 Write time t_{PR} vs. power supply voltage V_{CC}




2. 4 Write time t_{PR} vs. ambient temperature Ta




- 2.5 Write time t_{PR}
 - vs. ambient temperature Ta




2. 7 Data output delay time t_{PD} vs. ambient temperature Ta



2. 6 Data output delay time t_{PD} vs. ambient temperature Ta




2. 8 Data output delay time t_{PD} vs. ambient temperature Ta




Product Name Structure

1. Product name

1. 1 8-Pin SOP (JEDEC), 8-Pin TSSOP, SNT-8A,




1.2 TMSOP-8





2. Packages


Package name		Drawing code					
	Fackage name	Package	Таре	Reel	Land		
8-Pin SOP	Environmental code = G	FJ008-A-P-SD	FJ008-D-C-SD	FJ008-D-R-SD			
(JEDEC)	Environmental code = U	FJ008-A-P-SD	FJ008-D-C-SD	FJ008-D-R-S1	—		
8-Pin	Environmental code = G	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-SD			
TSSOP	Environmental code = U	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-S1	—		
TMSOP-8		FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD	_		
SNT-8A		PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD		





TITLE	SOP8J-D-PKG Dimensions		
No.	FJ008-A-P-SD-2.1		
SCALE			
UNIT	mm		
Seiko Instruments Inc.			















No. FT008-A-P-SD-1.1


TITLE	TSSOP8-E-PKG Dimensions		
No.	FT008-A-P-SD-1.1		
SCALE			
UNIT	mm		
Seiko Instruments Inc.			






















No. PH008-A-P-SD-2.0


TITLE	SNT-8A-A-PKG Dimensions			
No.	PH008-A-P-SD-2.0			
SCALE				
UNIT	mm			
Seiko Instruments Inc.				



TITLE	SNT-8A-A-Carrier Tape
No.	PH008-A-C-SD-1.0
SCALE	
UNIT	mm
Seiko Instruments Inc.	



Seiko Instruments Inc.



Seiko Instruments Inc.



- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.