8-stage shift-and-store bus register Rev. 5 — 28 June 2012

Product data sheet

General description 1.

The 74HC4094; 74HCT4094 are high-speed Si-gate CMOS devices and are pin compatible with the 4094 of the 4000B series. It is specified in compliance with JEDEC standard no. 7A.

The 74HC4094; 74HCT4094 is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (OE) signal is HIGH.

Two serial outputs (QS1 and QS2) are available for cascading a number of 74HC4094; 74HCT4094 devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading 74HC4094; 74HCT4094 devices when the clock has a slow rise time.

Features and benefits 2.

- Low-power dissipation
- ESD protection:
 - HBM JESD22-A114F exceeds 2 000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

3. Applications

- Serial-to-parallel data conversion
- Remote control holding register




8-stage shift-and-store bus register

Ordering information 4.


Type number	Package			
.)[Temperature range	Name	Description	Version
74HC4094N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT4094N				
74HC4094D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-
74HCT4094D			3.9 mm	
74HC4094DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-
74HCT4094DB			body width 5.3 mm	
74HC4094PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-


Functional diagram 5.



74HC4094; 74HCT4094

8-stage shift-and-store bus register






8-stage shift-and-store bus register

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
STR	1	strobe input
D	2	data input
CP	3	clock input
QP0 to QP	7 4, 5, 6, 7, 14, 13, 12, 11	parallel output
V_{SS}	8	ground supply voltage
QS1, QS2	9, 10	serial output
OE	15	output enable input
V _{DD}	16	supply voltage

8-stage shift-and-store bus register

7. Functional description

Table 3.Function table^[1]

Inputs				Parallel o	outputs	Serial outputs		
СР	OE	STR	D	QP0	QPn	QS1	QS2	
↑	L	x	Х	Z	Z	Q6S	NC	
\downarrow	L	Х	Х	Z	Z	NC	Q7S	
\uparrow	Н	L	Х	NC	NC	Q6S	NC	
\uparrow	Н	Н	L	L	QPn –1	Q6S	NC	
\uparrow	Н	Н	Н	Н	QPn –1	Q6S	NC	
\downarrow	Н	Н	Н	NC	NC	NC	Q7S	

[1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.


H = HIGH voltage level; L = LOW voltage level; X = don't care;

 \uparrow = positive-going transition; \downarrow = negative-going transition;

Z = HIGH-impedance OFF-state; NC = no change;

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

 $\ensuremath{\mathsf{Q7S}}$ = the data in register stage 7 before the HIGH to LOW clock transition.



8-stage shift-and-store bus register

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V	-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V	-	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	+50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	DIP16 package	<u>[1]</u> -	750	mW
		SO16, SSOP16 and TSSOP16 packages	[2] _	500	mW

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 $^\circ C.$

[2] For SO16: P_{tot} derates linearly with 8 mW/K above 70 $^\circ\text{C}.$

For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC4	4094		74HC	Г4094		Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

8-stage shift-and-store bus register

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Uni
			Min	Тур	Max	Min	Max	Min	Max	
74HC40	94									1
/ _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
VIL	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
/ _{ОН}	HIGH-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
/ _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 20 μ A; V_{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA
ΟZ	OFF-state output current		-	-	±0.5	-	±5.0	-	±10.0	μA
CC	supply current		-	-	8.0	-	80	-	160	μA
	input capacitance		-	3.5	-					pF
′4НСТ4 / _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
'IL	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
/ _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
/ _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}$	_	0.15	0.26		0.33	_	0.4	V

8-stage shift-and-store bus register

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
lı	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{OZ}	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 5.5 \text{ V};$ $V_{O} = V_{CC} \text{ or GND per input}$ pin; other inputs at V _{CC} or GND; I_{O} = 0 A	-	-	±0.5	-	±5.0	-	±10	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	$\label{eq:VI} \begin{array}{l} V_I = V_{CC} - 2.1 \ V; \\ \text{other inputs at } V_{CC} \ \text{or GND}; \\ V_{CC} = 4.5 \ V \ \text{to } 5.5 \ V; \\ I_O = 0 \ \text{A} \end{array}$								
		per input pin; STR input	-	100	360	-	450	-	490	μA
		per input pin; OE input	-	150	540	-	675	-	735	μA
		per input pin; CP input	-	150	540	-	675	-	735	μA
		per input pin; D input	-	40	144	-	180	-	196	μA
CI	input capacitance		-	3.5	-					pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

8-stage shift-and-store bus register

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 12</u>.

Symbol	Parameter	Conditions			25 °C		–40 °C	to +85 °C	–40 °C	to +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74HC40	94										
pd	propagation	CP to QS1; see Figure 8	[1]								
	delay	$V_{CC} = 2.0 V$		-	50	150	-	190	-	225	ns
		$V_{CC} = 4.5 V$		-	18	30	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	14	26	-	33	-	38	ns
		CP to QS2; see Figure 8	[1]								
		$V_{CC} = 2.0 V$		-	44	135	-	170	-	205	ns
		$V_{CC} = 4.5 V$		-	16	27	-	34	-	41	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	13	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	13	23	-	29	-	35	ns
		CP to QPn; see Figure 8	[1]								
		$V_{CC} = 2.0 V$		-	63	195	-	245	-	295	ns
		$V_{CC} = 4.5 V$		-	23	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	18	33	-	42	-	50	ns
		STR to QPn; see Figure 9	[1]								
		$V_{CC} = 2.0 V$		-	58	180	-	225	-	270	ns
		$V_{CC} = 4.5 V$		-	21	36	-	45	-	54	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	17	31	-	38	-	46	ns
en	enable time	OE to QPn; see Figure 11	[2]								
		$V_{CC} = 2.0 V$		-	55	175	-	220	-	265	ns
		$V_{CC} = 4.5 V$		-	20	35	-	44	-	53	ns
		$V_{CC} = 6.0 V$		-	16	30	-	37	-	45	ns
dis	disable time	OE to QPn; see Figure 11	[3]								
		$V_{CC} = 2.0 V$		-	41	125	-	155	-	190	ns
		V _{CC} = 4.5 V		-	15	25	-	31	-	38	ns
		$V_{CC} = 6.0 V$		-	12	21	-	26	-	32	ns
I	transition time	QPn and QSn; see Figure 8	<u>[4]</u>								
		$V_{CC} = 2.0 V$		-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$		-	6	13	-	16	-	19	ns

8-stage shift-and-store bus register

Symbol	Parameter	Conditions		25 °C		–40 °C	to +85 °C	–40 °C	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
tw	pulse width	CP HIGH or LOW; see <u>Figure 8</u>	ľ							•
		$V_{CC} = 2.0 V$	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	4	-	17	-	20	-	ns
		STR HIGH; see Figure 9								
		$V_{CC} = 2.0 V$	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	4	-	17	-	20	-	ns
su	set-up time	D to CP; see Figure 10								
		$V_{CC} = 2.0 V$	50	14	-	65	-	75	-	ns
		$V_{CC} = 4.5 V$	10	5	-	13	-	15	-	ns
		$V_{CC} = 6.0 V$	9	4	-	11	-	13	-	ns
		CP to STR; see Figure 9								
		V _{CC} = 2.0 V	100	28	-	125	-	150	-	ns
		$V_{CC} = 4.5 V$	20	10	-	25	-	30	-	ns
		$V_{CC} = 6.0 V$	17	8	-	21	-	26	-	ns
h	hold time	D to CP; see Figure 10								
		V _{CC} = 2.0 V	3	-6	-	3	-	3	-	ns
		V _{CC} = 4.5 V	3	-2	-	3	-	3	-	ns
		V _{CC} = 6.0 V	3	-2	-	3	-	3	-	ns
		CP to STR; see Figure 9								
		V _{CC} = 2.0 V	0	-14	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-5	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-4	-	0	-	0	-	ns
max	maximum	CP; see Figure 8								
	frequency	$V_{CC} = 2.0 V$	6.0	28	-	4.8	-	4.0	-	MH
		$V_{CC} = 4.5 V$	30	87	-	24	-	20	-	MH
		V _{CC} = 5 V; C _L = 15 pF	-	95	-	-	-	-	-	MH
		$V_{\rm CC} = 6.0 \rm V$	35	103	-	28	-	24	-	MH
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[5]</u> _	83	-	-	-	-	-	pF

Dynamic characteristics ... continued Table 7.

8-stage shift-and-store bus register

Symbol	Parameter	Conditions			25 °C		–40 °C	to +85 °C	–40 °C te	o +125 °C	Uni
				Min	Тур	Max	Min	Max	Min	Max	
74HCT4	094										
pd	propagation	CP to QS1; see Figure 8	[1]								
	delay	$V_{CC} = 4.5 V$		-	23	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		CP to QS2; see Figure 8	[1]								
		$V_{CC} = 4.5 V$		-	21	36	-	45	-	54	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		CP to QPn; see Figure 8	[1]								
		$V_{CC} = 4.5 V$		-	25	43	-	54	-	65	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	21	-	-	-	-	-	ns
		STR to QPn; see Figure 9	[1]								
		$V_{CC} = 4.5 V$		-	22	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
en	enable time	OE to QPn; see Figure 11	[2]								
		$V_{CC} = 4.5 V$		-	20	35	-	44	-	53	ns
dis	disable time	OE to QPn; see Figure 11	[3]								
		$V_{CC} = 4.5 V$		-	21	35	-	44	-	53	ns
t	transition time	QPn and QSn; see Figure 8	<u>[4]</u>								
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
W	pulse width	CP HIGH or LOW; see <u>Figure 8</u>									
		$V_{CC} = 4.5 V$		16	7	-	20	-	24	-	ns
		STR HIGH; see Figure 9									
		$V_{CC} = 4.5 V$		16	5	-	20	-	24	-	ns
su	set-up time	Dn to CP; see Figure 10									
		$V_{CC} = 4.5 V$		10	4	-	13	-	15	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 4.5 V$		20	9	-	25	-	30	-	ns
h	hold time	Dn to CP; see Figure 10									
		$V_{CC} = 4.5 V$		4	0	-	4	-	4	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 4.5 V$		0	-4	-	0	-	0	-	ns
max	maximum	CP; see Figure 8									
	frequency	$V_{CC} = 4.5 V$		30	80	-	24	-	20	-	MH
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	86	-	-	-	-	-	МH
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[5]</u>	-	92	-	-	-	-	-	рF

Table 7. Dynamic characteristics ... continued

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

74HC4094; 74HCT4094

8-stage shift-and-store bus register

- [2] t_{en} is the same as t_{PZH} and t_{PZL} .
- [3] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [4] t_t is the same as t_{THL} and t_{TLH} .
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

12. Waveforms





Fig 8. Propagation delay input (CP) to output (QPn, QS1, QS2), output transition time, clock input (CP) pulse width and the maximum frequency (CP)


74HC4094; 74HCT4094

8-stage shift-and-store bus register



 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.





74HC4094; 74HCT4094

8-stage shift-and-store bus register




Table 8.Measurement points

Туре	Input	Output		
	V _M	V _M	V _X	V _Y
74HC4094	0.5V _{CC}	0.5V _{CC}	0.1V _{OH}	0.9V _{OH}
74HCT4094	1.3 V	1.3 V	0.1V _{OH}	0.9V _{OH}

74HC4094; 74HCT4094

8-stage shift-and-store bus register




Table 9. Test data

Туре	Input		Load		S1 position		
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
74HC4094	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}
74HCT4094	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}

8-stage shift-and-store bus register

13. Package outline




Fig 13. Package outline SOT38-4 (DIP16)

All information provided in this document is subject to legal disclaimers.

74HC HCT4094

8-stage shift-and-store bus register




Fig 14. Package outline SOT109-1 (SO16)

8-stage shift-and-store bus register




Fig 15. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

8-stage shift-and-store bus register




Fig 16. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.



8-stage shift-and-store bus register

14. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			

15. Revision history

Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4094 v.5	20120628	Product data sheet	-	74HC_HCT4094 v.4
Modifications:	• V_X and V_Y	measurement points adde	d to Table 8.	
74HC_HCT4094 v.4	20111219	Product data sheet	-	74HC_HCT4094 v.3
Modifications:	 Legal page 	es updated.		
74HC_HCT4094 v.3	20110214	Product data sheet	-	74HC_HCT4094_CNV v.2
74HC_HCT4094_CNV v.2	19970901	Product specification	-	-

8-stage shift-and-store bus register

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP B.V. 2012. All rights reserved.

74HC HCT4094

8-stage shift-and-store bus register

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-stage shift-and-store bus register

18. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning 4
6.2	Pin description 4
7	Functional description 5
8	Limiting values
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 9
12	Waveforms 12
13	Package outline 16
14	Abbreviations 20
15	Revision history 20
16	Legal information 21
16.1	Data sheet status 21
16.2	Definitions 21
16.3	Disclaimers 21
16.4	Trademarks 22
17	Contact information 22
18	Contents 23

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 June 2012 Document identifier: 74HC_HCT4094