#### INCH-POUND

MIL-M-38510/21F <u>15 February 2006</u> SUPERSEDING MIL-M-38510/21E 7 July 2005

#### MILITARY SPECIFICATION

#### MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, LOW POWER, FLIP-FLOPS, MONOLITHIC SILICON

Inactive for new design after 7 September 1995.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic, silicon, TTL, low power, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).

- 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.
- 1.2.1 <u>Device types.</u> The device types are as follows:

Device type	<u>Circuit</u>
01	R-S master slave flip-flop
02	J-K master slave flip-flop
03	Dual J-K master slave flip-flop
04	Dual J-K master slave flip-flop
05	Dual D-type edge triggered flip-flop

1.2.2 <u>Device class</u>. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<b>Terminals</b>	Package style
А	GDFP5-F14 or CDFP6-F14	14	Flat pack
В	GDFP4-F14	14	Flat pack
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

#### 1.3 Absolute maximum ratings.

Supply voltage range	0 V dc to 8.0 V dc
Input voltage range	0 V dc to 6.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation in accordance	
with flip-flop ( $P_D$ ) <u>1</u> /	11 mW dc
Lead temperature (soldering 10 seconds)	300°C
Lead temperature (soldering 10 seconds) Thermal resistance, junction-to-case $(\theta_{JC})$	300°C (See MIL-STD-1835)

#### 1.4 Recommended operating conditions.

Supply voltage (V <sub>CC</sub> )	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage (VIH)	2.0 V dc
Maximum low level input voltage (VIL)	0.7 V dc, except clock input of
	types 01, 02, 03, and 04
Maximum low level input voltage (VIL)	0.6 V dc, (types 01, 02, 03, and 04)
Normalized fanout (each output) 3/	10 maximum
Width of clock pulse	≥ 200 ns
Width of preset pulse	≥ 100 ns
Width of clear pulse	≥ 100 ns
Input setup time:	
Device types 02, 03, and 04	≥ Clock pulse width minimum
Device type 01	100 ns minimum when R, S input data
	is complementary
Device type 01	$\geq$ Clock pulse width, minimum when R, S
	input data is not complementary
Device type 05	50 ns minimum
Input hold time	10 ns minimum
Case operating temperature range (T <sub>c</sub> )	-55°C to 125°C

## 2.0 APPLICABLE DOCUMENT

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

<sup>1/</sup> Must withstand the added P<sub>D</sub> due to short circuit condition (e.g. I<sub>OS</sub>) at one output for 5 seconds duration. 2/ Maximum junction temperature should not be exceeded except in accordance with allowable short

duration burn-in screening condition in accordance with MIL-PRF-38535.

<sup>3/</sup> Device will fanout in both high and low levels to the specified number of inputs of the same device type as that being tested.

#### 2.2 Government documents.

2.2.1 <u>Specifications and standards.</u> The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.3.2 Truth tables and logic diagrams. The truth tables and logic diagrams shall be as specified on figure 2.

3.3.3 <u>Schematic circuits.</u> The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.4 Case outlines. Case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. Lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table 1 and apply over the full recommended case operating temperature range, unless otherwise specified.

3.6 <u>Electrical test requirements.</u> The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.8 <u>Microcircuit group assignment</u>. The devices covered by this specification shall be in microcircuit group number 17 (see MIL-PRF-38535, appendix A).

Test	Symbol	Conditions	Device type				Limits		Unit	
		$-55^\circ C \leq T_C \leq +125^\circ C$	01	02	03	04	05	Min	Max	
High level output voltage	V <sub>OH</sub>	V <sub>IN</sub> = 0.7 V V <sub>CC</sub> = 4.5 V I <sub>OH</sub> = -100μA						2.4		V
Low level input voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA V <sub>CC</sub> = 4.5 V							0.3	V
Low level input current	I <sub>IL1</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0.3 V	S R	J K	J K	J K		-43	-140	μA
Low level input	I <sub>IL2</sub>	V <sub>CC</sub> = 5.5 V	Clock	Clock	Clock			-105	-360	μA
current		V <sub>IN</sub> = 0.3 V	Preset Clear	Preset Clear	Clear	Preset		-86	-280	μA
Low level input current	I <sub>IL3</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0.3 V				Clock Clear		-172	-560	μA
Low level input current	I <sub>IL4</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0.3 V					D Preset	-50	-180	μA
Low level input current	I <sub>IL5</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0.3 V					Clock Clear	-120	-360	μA
High level input current	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V	S R	J K	J K	J K	D		10	μA
High level input current	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V	S R	J K	J K	J K	D		100	μA
High level input current	I <sub>IH3</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V	Clear Preset	Clear Preset	Clear	Preset	Clock Preset		200	μA
High level input current	I <sub>IH4</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V	Clear Preset Clock	Clear Preset Clock	Clock Clear	Preset	Clock Clear		200	μΑ
High level input current	I <sub>IH5</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V					Clear		30	μA
High level input current	I <sub>IH6</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V					Clear		300	μA
High level input current	I <sub>IH7</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V				Clear			40	μA

# TABLE I. Electrical performance characteristics.

See footnotes at end of table.

Test	Symbol	Conditions	Device type				Limits		Unit	
		$-55^\circ C \leq T_C \leq +125^\circ C$	01	02	03	04	05	Min	Max	
High level input current	I <sub>IH8</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V				Clock Clear			400	μA
High level input current	I <sub>IH9</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V				Clock		0	-400	μA
High level input current	I <sub>IH10</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V	Clock	Clock	Clock			0	-200	μA
Short circuit output current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0 <u>1</u> /						-3	-15	mA
Supply current	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V		Types 0	1, 02, 03	3, and 04			1.9	mA
per flip-flop		$V_{IN(clock)} = 0$			Type 05	5			1.5	mA
Maximum clock frequency	f <sub>MAX</sub> <u>2</u> /	C <sub>L</sub> = 50 pF R <sub>L</sub> = 4 kΩ						2.5		MHz
Propagation delay to a high level (clear or pre- set to output)	t <sub>PLH</sub>							10	125	ns
Propagation delay	t <sub>PHL</sub>		V <sub>IN(clock)</sub>	= 2.4 V				10	200	ns
to a low level (clear or pre- set to output)			V <sub>IN(clock)</sub>	= 0 V, ty	pes 01,	02, 03, a	nd 04	10	250	
Propagation delay to a high level (clock to output)	t <sub>PLH</sub>							10	125	ns
Propagation delay to a low level (clock to output)	t <sub>PHL</sub>							10	200	ns

#### TABLE I. Electrical performance characteristics.

<u>1</u>/ Not more than one output should be shorted at a time.
<u>2</u>/ f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be one half of the input frequency.

	Subgroups (se	ee table III)
MIL-PRF-38535 Test requirement	Class S Devices	Class B Devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements	1, 2, 3, 7, 8 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3, 7, 8 9, 10, 11	N/A
Groups C end point electrical parameters	1, 2, 3, 7, 8 9, 10, 11	1, 2, 3
Group D end point electrical parameters	1, 2, 3	1, 2, 3

#### TABLE II. Electrical test requirements.

\*PDA applies to subgroup 1.

#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.

4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.3 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.4 <u>Technology Conformance Inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 <u>Group A inspection</u>. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6, shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.5 <u>Methods inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.







Figure 1. Terminal connections.





Figure 1. <u>Terminal connections</u> - Continued.

	Device type 01					
	Truth table					
1	tn	tn+1				
J	K	Q	NOTES:			
L	L	Qn				
L	Н	L				
Н	L	Н				
Н	Н	Qn				

logic: Low input to preset sets Q to high level Low input to clear sets Q to low level Preset and clear are independent of clock

1. J = J1 J2 J3

2. K = K1 K2 K3

3. tn = Bit time before clock pulse.

4. tn+1 = Bit time after clock pulse.

	Device ty	<u>pe 02</u>	Positive logic:	Low input to preset sets Q to high level
	Truth ta	able		Low input to clear sets Q to low level
	t <sub>n</sub>	tn+1		Preset and clear are independent of clock
R	S	Q	NOTES:	
L	L	Qn	1.	R = R1 R2 R3
L	Н	Н	2.	S = S1 S2 S3
Н	L	L	3.	tn = Bit time before clock pulse.
н	Н	Indeterminate	4.	tn+1 = Bit time after clock pulse.

## Description for device types 01 and 02

These flip-flops are based on the master slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation as controlled by the clock pulse is as follows:

- 1. Isolate slave from master.
- 2. Enter information from AND gate inputs to master.
- 3. Disable AND gate inputs.
- 4. Transfer information from master to slave.



Figure 2. Truth tables and device descriptions.

	Positive log	gic:		
	Truth table	9		
1	<sup>t</sup> n	t <sub>n+1</sub>		
J	К	Q	NOTES:	
L	L	Qn		1.
L	Н	L		2
Н	L	Н		
Н	Н	Qn		

Low input to clear sets Q to low level
Clear is independent of clock

1. tn = Bit time before clock pulse.

2. tn+1 = Bit time after clock pulse.

<u> </u>	Device type	04	Positive logic:	Low input to preset sets Q to high level
	Truth table	;		Low input to clear sets Q to low level
1	<sup>t</sup> n	t <sub>n+1</sub>		Preset and clear are independent of clock
J	K	Q	NOTES:	
L	L	Qn	1.	tn = Bit time before clock pulse.
L	Н	L	2.	tn+1 = Bit time after clock pulse.
Н	L	Н		
Н	Н	Qn		

## Description for device types 03 and 04

These flip-flops are based on the master slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation as controlled by the clock pulse is as follows:

- 1. Isolate slave from master.
- 2. Enter information from AND gate inputs to master.
- 3. Disable AND gate inputs.
- 4. Transfer information from master to slave.



Figure 2. Truth tables and device descriptions- Continued.

#### Device type 05

Truth	table each	flip-flop	Positive logic:	Low input to preset sets Q to high level Low input to clear sets Q to low level
tn	t <sub>n</sub> .	+1		Preset and clear are independent of clock
Input D	Output Q	Output $\overline{Q}$	NOTES:	
L	L	Qn	1.	tn = Bit time before clock pulse.
L	Н	L	2.	tn+1 = Bit time after clock pulse.

#### Description for device type 05

Input information is transferred to the output on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the clock input threshold voltage has been passed, the data input (D) is locked out.

Figure 2. <u>Truth tables and device descriptions</u> - Continued.





DEVICE TYPE 02



FIGURE 3. Logic diagram for device ty[pes 01, 02, 03, 04, and 05.





DEVICE TYPE 04



FIGURE 3. Logic diagram for device ty[pes 01, 02, 03, 04, and 05 - Continued.





FIGURE 3. Logic diagram for device ty[pes 01, 02, 03, 04, and 05 - Continued.



- <u>1</u>/ Clear or preset input pulse characteristics: Vgen = 3.0 V  $\pm$ 0.2 V, t<sub>0</sub> = 15 ns, t<sub>1</sub> = 15 ns, t<sub>P(CLEAR)</sub> = t<sub>P(PRESET)</sub> = 100 ns, PRR = 0.5 MHz and Z<sub>OUT</sub> ≈ 50 Ω.
- 2/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\overline{3}$ / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.
- 4/ All diodes are 1N916 or equivalent.
- 5/ R and S inputs apply for device type 01, J and K inputs apply for device type 02.
- 6/ When testing clear to output switching, preset input shall have a negative pulse; when testing preset to output switching, clear input shall have a negative pulse (see table III).

FIGURE 4. Clear and preset switching test circuit for device type 01 and 02.



- <u>1</u>/ Clock input pulse characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ ,  $t_P = 200 \text{ ns}$ , PRR = 0.5 MHz, When testing  $f_{MAX}$ , PRR = see table III.
- 2/ All diodes are 1N916 or equivalent.
- 3/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\underline{4}$  / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.
- 5/ R and S inputs apply for device type 01, J and K inputs apply for device type 02.
- 6/ R1 input is connected to Q output, S1 input is connected to Q output. J1 and K1 inputs are connected to 2.4 V.

FIGURE 5. Synchronous switching test circuit for device types 01 and 02.



- $\underline{1}/$  Clear input pulse characteristics: Vgen = 3.0 V  $\pm 0.2$  V,  $t_0$  = 15 ns,  $t_1$  = 15 ns,  $t_{P(CLEAR)}$  = 100 ns, PRR = 0.5 MHz and  $Z_{OUT}$  = 50  $\Omega$ .
- 2/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\overline{3}$ / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.
- $\frac{1}{4}$  All diodes are 1N916 or equivalent.
- <u>5</u>/ Clock input pulse characteristics: Vgen = 3.0 V  $\pm$ 0.2 V, t<sub>P(CLOCK)</sub>  $\geq$  200 ns, PRR = 0.5 MHz.

FIGURE 6. Clear switching test circuit for device types 03.



- <u>1</u>/ Clock input pulse characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ , t<sub>0</sub> = 15 ns, t<sub>1</sub> = 15 ns, t<sub>P</sub> = 200 ns, PRR = 0.5 MHz, when testing  $f_{MAX}$ , PRR = see table III.
- 2/ All diodes are 1N916 or equivalent. 3/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\underline{4}$  / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.

FIGURE 7. Synchronous switching test circuit for device types 03.



- <u>1</u>/ Clear or preset input pulse characteristics: Vgen = 3.0 V  $\pm$ 0.2 V, t<sub>0</sub> = 15 ns, t<sub>1</sub> = 15 ns, t<sub>P(CLEAR)</sub> = t<sub>P(PRESET)</sub> = 100 ns, PRR = 0.5 MHz and Z<sub>OUT</sub> ≈ 50 Ω.
- 2/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\overline{3}$ / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.
- 4/ All diodes are 1N916 or equivalent.
- 5/ When testing clear to output switching, preset input shall have a negative pulse; when testing preset to output switching, clear input shall have a negative pulse (see table III).

FIGURE 8. Clear and preset switching test circuit for device type 04.



- <u>1</u>/ Clock input pulse characteristics: Vgen = 3.0 V  $\pm$ 0.2 V, t<sub>0</sub> = 15 ns, t<sub>P</sub> = 200 ns, PRR = 0.5 MHz, when testing  $f_{MAX}$ , PRR = see table III.
- 2/ All diodes are 1N916 or equivalent. 3/ C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\underline{4}$  / R<sub>L</sub> = 4 k $\Omega$  ±5% and C<sub>1</sub> = 30 pF minimum.

FIGURE 9. Synchronous switching test circuit for device type 04.



- 1/ Clear and preset inputs dominate regardless of the state of clock or D inputs.
- 2/ All diodes are 1N916 or equivalent.
- $\frac{1}{3}$  / Clear or preset input pulse characteristics: Vgen = 3.0 V ±0.2 V, t<sub>0</sub> = 15 ns, t<sub>P</sub> = 100 ns, PRR = 0.5 MHz.
- $\frac{1}{4}$  C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- <u>5</u>/  $R_L = 4 k\Omega \pm 5\%$ .
- 6/ When testing clear to output switching, preset input shall have a negative pulse; when testing preset to output switching, clear input shall have a negative pulse (see table III).

FIGURE 10. Clear and preset switching test circuit and waveformsfor device type 05.



NOTES:

- <u>1</u>/ Clock input pulse has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ ,  $t_P = 200 \text{ ns}$ , PRR = 0.5 MHz, when testing  $f_{MAX}$ , PRR = see table III.
- 2/ D input (pulse G and pulse H) has the following characteristics: Vgen = 3.0 V ±0.2 V, t<sub>0</sub> = 15 ns, t<sub>1</sub> = 15 ns, t<sub>SETUP</sub> = 50 ns, , t<sub>P</sub> = 100 ns and PRR is 50% of the clock PRR.
- 3/ All diodes are 1N916 or equivalent.
- $\underline{4}$  / C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- <u>5</u>/  $R_L = 4 k\Omega \pm 5\%$ .

FIGURE 11. Synchronous switching test circuit for device type 05.



NOTES:

- $\underline{1}$  / Clock input pulse has the following characteristics: Vgen = 3.0 V  $\pm 0.2$  V,  $t_0$  = 15 ns,  $t_P$  = 200 ns, PRR = 0.5 MHz. When testing  $f_{MAX}$ , PRR = see table III.
- 2/ D input (pulse G) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ ,  $t_{SETUP} = 50 \text{ ns}$ ,  $t_P = 100 \text{ ns}$  and PRR is 50% of the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , to the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_1 = 15 \text{ ns}$ , the clock PRR. D input (pulse H) has the following characteristics: Vgen =  $3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_0 = 15 \text{ ns}$ ,  $t_0 = 100 \text{ m}$ ,  $t_0 = 100 \text{$
- $t_{HOLD}$  = 10 ns, ,  $t_P$  = 80 ns and PRR is 50% of the clock PRR. 3/ All diodes are 1N916 or equivalent.
- $\frac{d}{d}$  / C<sub>L</sub> = 50 pF minimum and includes probe and jig capacitance.
- $\frac{1}{5}$  R<sub>L</sub> = 4 k $\Omega$  ±5%.

FIGURE 12. Synchronous switching test circuit for device type 05.

TABLE III. Group A inspection for device type 01.	1/
---	----

		MIL-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14				
		STD-	A,B,D															Measured	Test	limits	
Subgroup	Symbol	883	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	Unit
		method	Test no.	R1	Clock	Preset	V <sub>cc</sub>	Clear	NC	S1	S2	S3	Q	GND	Q	R2	R3				
1	V <sub>OH</sub>	3006	1	0.7 V	А	4.5 V	4.5 V	4.5 V		2.0 V	2.0 V	2.0 V		GND	-100µA	0.7 V	0.7 V	Q	2.4		V
T <sub>C</sub> =+25°C	-		2	2.0 V	Α	4.5 V	"	4.5 V		0.7 V	0.7 V	0.7 V	-100µA	"		2.0 V	2.0 V	Q	"		"
-			3	4.5 V	4.5 V	0.7 V	"	2.0 V		4.5 V	4.5 V	4.5 V		"	-100µA	4.5 V	4.5 V	Q	"		"
			4	4.5 V	4.5 V	2.0 V	"	0.7 V		4.5 V	4.5 V	4.5 V	-100µA	"		4.5 V	4.5 V	Q	u		"
	V <sub>OL</sub>	3007	5	2.0 V	А	4.5 V	"	4.5 V		0.7 V	0.7 V	0.7 V		u	2 mA	2.0 V	2.0 V	Q		0.3	"
			6	0.7 V	A	4.5 V	"	4.5 V		2.0 V	2.0 V	2.0 V	2 mA	"		0.7 V	0.7 V	Q		"	"
			7	4.5 V	4.5 V	0.7 V	**	2.0 V		4.5 V	4.5 V	4.5 V	2 mA	"		4.5 V	4.5 V	<u>Q</u>		"	ű
			8	4.5 V	"	2.0 V	ű	0.7 V		4.5 V	ű	u		u	2 mA	4.5 V	4.5 V	Q		u	ű
	$I_{IL1}$	3009	9		"		5.5 V	B		0.3 V	" • • • • •	"		"				S1	-43	-140	μA
			10		"			"		4.5 V	0.3 V							S2	"	"	
			11	0.01/	"		"	-		4.5 V	4.5 V	0.3 V		"		4 5 14	4 5 1/	53	"	"	"
			12	0.3 V	"	в "	**							u		4.5 V	4.5 V		"	"	"
			13	4.5 V "	"	u	"							"		0.3 V	4.5 V		"	"	u
	1		14	"	031/	u	"			4.5.V	4.5.V	4.5.V		u		4.3 V	0.5 V	Clock	120	360	ű
	IL2		16	"	0.3 V		"	в		4.3 V	4.3 V	4.3 V		"		"	4.3 V "	Clock	-120	-360	u
			17	4	0.5 V	03V	"	D		"	"	"		"		"	"	Preset	-86	-280	u
			18	"		0.0 1	"	03V		**	u	u		"		"	"	Clear	-86	-280	"
	IIH1	3010	19		GND		"	GND		2.4 V	GND	GND		u				S1		10	ű
	-1111		20		"		"	"		GND	2.4 V	GND		"				S2		"	ű
			21		"		**	"		GND	GND	2.4 V		"				S3		"	u
			22	2.4 V	"	GND	"							"		GND	GND	R1		**	"
			23	GND	"	u	**							"		2.4 V	GND	R2		"	u
			24	GND	u	u	"							u		GND	2.4 V	R3		"	"
	I <sub>IH2</sub>		25		"		**	GND		5.5 V	GND	GND		"				S1		100	u
			26		"		"	"		GND	5.5 V	GND		"				S2		"	"
			27	\ /	"	0.115				GND	GND	5.5 V		"		0.115	0.115	S3		"	
			28	5.5 V	"	GND "	"							"		GND	GND	R1		"	"
			29		"	"	"							"		5.5 V	GND	RZ D2		"	"
			30	GND	"		"	2414						u		GND	5.5 V	R3 Clear		20	ű
	IIH3		32		"	241	"	2.4 V		GND	GND	GND	GND	"				Drosot		20	u
	IH3		32	GND	"	2.4 V 5.5 V	"							u	GND	GND	GND	Preset		200	u
	'IH4		34	GND	"	0.0 V	"	55V		GND	GND	GND	GND	u	GND	SND	UND	Clear		200	"
			35	GND	5.5 V	GND	"	0.0 0		"	"	"	0.10	"		GND	GND	Clock		"	"
			36	"	5.5 V	0.15	"	GND		"	"	u		"		"	"	Clock		**	u
			37	"	2.4 V	GND	"			"	ű	u		u		"	"	Clock	0	-200	u
	I <sub>IH10</sub>		38	"	2.4 V	-	"	GND		66	u	u		"		"	"	Clock	0	-200	"
	los	3011	39	4.5 V	GND	GND	"			4.5 V	4.5 V	4.5 V		u	GND	4.5 V	4.5 V	Q	-3	-15	mA
	los	3011	40	4.5 V	"		"	GND		4.5 V	4.5 V	4.5 V	GND	"		4.5 V	4.5 V	Q	-3	-15	u
	Icc	3005	41 CKT A	GND	"	GND	"	4.5 V		GND	GND	GND		u		GND	GND	V <sub>CC</sub>		1.90	"
			41 CKT B	"	"	GND	"	4.5 V		"	u	u		u		"	"	"		1.44	u
			42 CKT A	"	"	4.5 V	"	GND		"	"	"		"		"	"	"		1.90	"
L			42 CKT B			4.5 V		GND		"	a	4		**		-4	"	**		1.44	
2	Same te	sts, termi	nal conditio	ns and lir	nits as for	r subgrou	p 1, exce	$T_{C} = +1$	25°C.												
3	Same te	sts, termi	nal conditio	ns and lir	nits as for	r subgrou	p 1, exce	ot T <sub>C</sub> = -5	5°C.												

See footnotes at end of device type 01.

25

		MIL-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Manageral	Тел	1	Linit
Subaroup	Symbol	883	A,B,D Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	Unit
	- ,	method	Test no	R1	Clock	Preset	Vaa	Clear	NC	S1	S2	53	ō	GND	0	R2	R3	-		max	
7			13	۱۹۲۱ ۸	Δ	Λ	4.5.V	D	110	۰ ۱	<u>۲</u>	A	<u>ц</u> 2/	GND	1.3/	Λ N	^	A11		Horl	
T - 12500			43		~	"	4.3 V			~ "	~ "	~ "	п <u>э</u> /	GND "	L <u>3</u> /	~ "	~ "				2/
1 <sub>C</sub> =+25 <sup>-</sup> C			44			"	"	" "		"	"	"		"		"	"	outputs "	c	as shown	<u>3/</u>
<u>Z/ 4/</u>			45			"	"	"		Б	"	"		"		"	"	"			
			40	~	R	"	"	"		B	"	"	66	"	u	"	"	"			
			48	"	Δ	"	"	**		Δ	"	"	"	**	"	в	**	**			
			40	"	B	"	"	"		"	"	"		"		B	"	"			
			50	"	A	"	"	"		"	в	"		"		Ā	"	"			
			51	"	B	"	"	"		"	B	"	**	"	u	"	"	"			
			52	"	Ā	"	"	"		"	Ā	"	**	"	u	"	в	"			
			53	"	В	"	"	**		"	"	"		"		"	B	"			
			54	"	Ā	"	"	**		"	"	"		"		"	Ā	"			
			55	"	В	"	"	"		"	"	"	"	"	"	"	A	**			
			56	В	Α	"	"	**		В	В	В	"	"	u	В	В	"			
			57	В	В	"	"	"		"	"	u	**	"	u	В	В	"			
			58	Α	Α	В	"	**		"	"	"	"	"	u	Α	Α	"			
			59	Α	В	В	"	**		"	"	"	"	"	"	Α	Α	"			
8 <u>2</u> / <u>4</u> /	Same tes	sts, termi	nal condition	s, and li	mits as fo	r subgrou	p 7, exce	pt $T_c = +$	125°C an	d -55°C.											
9	f <sub>MAX</sub> 5/	(Fig. 6)	60	D	IN	5.0 V	5.0 V	B		С	2.4 V	2.4 V		GND	OUT	2.4 V	2.4 V	Q	3		MHz
T <sub>C</sub> =+25°C	f <sub>MAX</sub> 5/	、 <b>び</b> /	61	"	IN	5.0 V	u	В		"	"	u	OUT	"		"	ű	Q	3		MHz
	t <sub>PLH</sub>	3003	*62 CKT A	"	2.4 V	J	"	IN		"	"	u	OUT	**		"	**	Clear/Q	10	75	ns
	"	(Fig. 4)	*62 CKT B	"	"	J	"	IN		"	"	"	OUT	"		"	"	Clear/Q	"	50	"
	"		*63 CKT A	"	"	IN	"	J		"	"	"		"	OUT	"	"	Preset/Q	"	75	"
	"		*63 CKT B	"	**	IN	"	J		"	"	"		**	u	"	**	Preset/Q	"	50	**
	t <sub>PHL</sub>		64 CKT A	"	GND	J	"	IN		"	"	"		**	u	"	**	Clear/Q	"	200	**
	"		64 CKT B	"	"	J	"	IN		"	"	"		"	"	"	"	Clear/Q	"	90	"
	"		65 CKT A	"	"	IN	"	J		"	"	"	OUT	"		"	**	Preset/Q	"	200	**
	"		65 CKT B	"	"	IN	"	J		"	"	u	"	**		"	"	Preset/Q	u	90	"
	t <sub>PLH</sub>	3003	66 CKT A	"	IN	J	"	5.0 V		"	"	"	"	"		"	"	Clock/Q	"	75	**
	"	(Fig. 5)	66 CKT B	"	"	J	"	5.0 V		"	"	u	"	**		"	"	Clock/Q	u	50	"
	"		67 CKT A	"	"	5.0 V	"	J		"	"	u		**	OUT	"	"	Clock/Q	u	75	"
	"		67 CKT B	"	"	5.0 V	u	J		"	"	u		"	"	"	"	Clock/Q	"	50	"
	t <sub>PHL</sub>		68 CKT A	"	"	J	ű	5.0 V		"	"	ű		"	"	"	"	Clock/Q	"	150	"
	"		68 CKT B	"	"	J	"	5.0 V		"	"	"		"	ű	"	"	Clock/Q	"	70	"
	"		69 CKT A	"	"	5.0 V	ű	J		"	"	ű	OUT	"		"	"	Clock/Q	ű	150	"
	"	1	69 CKT B	"	"	50V	"		1	"	"	"		"		"	"	Clock/O	**	70	"

# TABLE III. Group A inspection for device type 01 - Continued. 1/

See footnotes at end of device type 01.

26

		MIL- STD-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured	Test	limits	Unit
Subgroup	Symbol	883	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	Onic
	-	method	Test no.	R1	Clock	Preset	V <sub>cc</sub>	Clear	NC	S1	S2	S3	Q	GND	Q	R2	R3				
10	f <sub>MAX</sub> <u>5</u> /	(Fig. 5)	70	D	IN	5.0 V	5.0 V	В		С	2.4 V	2.4 V		GND	OUT	2.4 V	2.4 V	Q	3		MHz
T <sub>C</sub> =+125°C	f <sub>MAX</sub> <u>5</u> /		71	"	IN	5.0 V	"	В		"	"	u	OUT	"		u	u	Q	3		MHz
	t <sub>PLH</sub>	3003	*72 CKT A	"	2.4 V	J	"	IN		"	"	"	OUT	"		u	u	Clear/Q	10	125	ns
	"	(Fig. 4)	*72 CKT B	"	"	J	"	IN		**	"	"	OUT	"		"	u	Clear/Q	"	65	"
	"		*73 CKT A	"	"	IN	"	J		"	"	"		"	OUT	u	u	Preset/Q	**	125	"
	"		*73 CKT B	"	"	IN	"	J		"	"	"		"	**	u	u	Preset/Q	**	65	"
	t <sub>PHL</sub>		74 CKT A	"	GND	J	"	IN		"	"	**		**	**	u	ű	Clear/Q	"	250	u
	"		74 CKT B	"	"	J	"	IN		"	"	**		**	**	u	u	Clear/Q_	"	100	u
	"		75 CKT A	"	"	IN	"	J		"	"	**	OUT	**		u	ű	Preset/Q	"	250	u
	"		75 CKT B	"	"	IN	"	J		"	"	**	"	**		u	ű	Preset/Q	"	100	u
	t <sub>PLH</sub>	3003	76 CKT A	"	IN	J	"	5.0 V		"	"	"	"	"		u	u	Clock/Q	"	125	"
	"	(Fig. 5)	76 CKT B	"	"	J	"	5.0 V		"	"	**	"	**		u	ű	Clock/Q	"	65	u
	"	× 0 /	77 CKT A	"	"	5.0 V	"	J		"	"	"		"	OUT	u	u	Clock/Q	"	125	"
	"		77 CKT B	"	"	5.0 V	"	J		"	"	"		"	**	"	"	Clock/Q	"	65	"
	t <sub>PHL</sub>		78 CKT A	"	"	J	"	5.0 V		"	"	"		"	**	u	u	Clock/Q	"	200	"
	"		78 CKT B	"	"	J	"	5.0 V		"	"	**		**	**	u	u	Clock/Q	"	85	u
	"		79 CKT A	"	"	5.0 V	"	J		"	"	**	OUT	**		u	ű	Clock/Q	"	200	u
	"		79 CKT B	"	"	5.0 V	"	J		"	"	"	OUT	"		ű	ű	Clock/Q	u	85	ű
11	Same to	sts termir	nal conditions	and lin	nite as for	subarour		$Pot T_{a} = -5$	5°C												

#### TABLE III. Group A inspection for device type 01 - Continued. 1/

27

NOTE: A = normal clock pulse, B = momentary GND, then 4.5 V.

C = input connected to  $\overline{Q}$ , D = input connected to Q.

J = input pulse  $t_p \ge 100$  ns, PRR = 0.5 MHz,  $V_{OL}$  = 0 V,  $V_{OH}$  = 4.5 V.

- Terminal conditions (pins not designated may be  $H \ge 2.0$  V, or  $L \le 0.8$  V, or open). 1/
- Tests shall be performed in sequence.
- Input voltages shown are: A = 2.4 V minimum and B = 0.4 V maximum.
- <u>-</u>/ <u>2</u>/ <u>3</u>/ <u>4</u>/ Output voltages shall be either: (a) H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or (b)  $H \ge 1.5$  V and  $L \le 1.5$  V when using a high speed checker single comparator.
- <u>5</u>/ f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.
- These tests are performed at device manufacturer's option.

TABLE III. Group A inspection for device type 02.
---

			Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14				
Subgroup	Symbol	MIL-	A,B,D									_			-			Measured	Test	limits	Unit
		SID-883	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	
		methou	Test no.	K1	Clock	Preset	V <sub>CC</sub>	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				
1	V <sub>OH</sub>	3006	1	0.7 V	A	4.5 V	4.5 V	4.5 V		2.0 V	2.0 V	2.0 V		GND	-100μA	0.7 V	0.7 V	Q	2.4		V
T <sub>C</sub> = +25°C			2	2.0 V	A	4.5 V	"	4.5 V		0.7 V	0.7 V	0.7 V	-100μA	"		2.0 V	2.0 V	Q	"		"
			3	4.5 V	4.5 V	0.7 V 2 0 V	"	2.0 V		4.5 V 4 5 V	4.5 V 4 5 V	4.5 V	100	"	-100μΑ	4.5 V	4.5 V	<u><u>v</u></u>	"		"
	Vai	3007	5	-7.5 V 2 0 V	4.5 ν	2.0 V	u	45V		4.3 V	0.7.V	4.5 V	-100µA	и	2 m∆	7.5 V	V	0		03	"
	♥ OL	0007	6	0.7 V	A	4.5 V	"	4.5 V		2.0 V	2.0 V	2.0 V	2 mA	u	2 110 (	0.7 V	0.7 V	<u>Q</u>		"	"
			7	4.5 V	4.5 V	0.7 V	"	2.0 V		4.5 V	4.5 V		2 mA	u		4.5 V	4.5 V	Q		"	"
			8	4.5 V	"	2.0 V	ű	0.7 V		4.5 V	u			u	2 mA	4.5 V	4.5 V	Q		"	"
	I <sub>IL1</sub>	3009	9		"		5.5 V	B		0.3 V	"	4.5 V		u				J1	-43	-140	μA
			10		"		"	"		4.5 V	0.3 V	4.5 V		"				J2	"	"	"
			12	03V	"	в	"			4.5 V	4.5 V	0.3 V		u		45V	45V	J3 K1	"	"	"
			13	4.5 V	"	"	"							u		0.3 V	4.5 V	K2	"	"	"
			14	"	"	"	"							u		4.5 V	0.3 V	К3	"	"	"
	I <sub>IL2</sub>		15	"	0.3 V	u	u			4.5 V	4.5 V	4.5 V		u		"	4.5 V	Clock	-105	-360	"
			16	"	0.3 V		"	В		"	"	u		u		"	"	Clock	-105	-360	"
			17	"		0.3 V	"	0.014		"	"	"		"		"	"	Preset	-86	-280	"
	l	3010	18		GND		"			24V	GND	GND		u				Liear 11	-80	-280	"
	UH1	3010	20		"		"	űND "		GND	24V	GND		"				.12		"	"
			21		"		"	"		GND	GND	2.4 V		u				J3		"	"
			22	2.4 V	"	GND	"							u		GND	GND	K1		"	"
			23	GND	"	"	"							u		2.4 V	GND	K2		"	"
	-		24	GND	"		"	CNID		E E V				"		GND	2.4 V	K3		100	"
	I <sub>IH2</sub>		25		"		"	GND "		5.5 V GND	GND 55V	GND		"				J1 12		"	"
			27		"		"	"		GND	GND	5.5 V		u				J3		"	"
			28	5.5 V	"	GND	"			-	-			u		GND	GND	K1		"	"
			29	GND	"	"	"							u		5.5 V	GND	K2		"	"
			30	GND	"	"	"							"		GND	5.5 V	K3		"	"
	I <sub>IH3</sub>		31		"	2411	"	2.4 V		GND	GND	GND	GND	"	CND			Clear		20	"
	I <sub>IH3</sub>		33	GND	"	2.4 V 5.5 V	u					GND		u	GND	GND	GND	Preset		20	"
	"IH4		34	OND	"	0.0 V	"	5.5 V		GND	GND	"	GND	u	OND	OND	OND	Clear		"	"
			35	GND	5.5 V	GND	"			"	"	u		u		GND	GND	Clock		"	"
			36	"	5.5 V		"	GND		"	"	"		u		u	"	Clock		"	"
	IH10		37	"	2.4 V	GND	"			"	"	"		"		"	"	Clock	0	-200	"
	I <sub>IH10</sub>	3011	38	45 V	Z.4 V GND	GND	"	GND		45V	45V	45V		u	GND	45V	45V		-3	-200	mΔ
	los	3011	40	4.5 V	"	GND	"	GND		4.5 V	4.5 V	4.5 V	GND	"	GND	4.5 V	4.5 V	Q	-3	-15	"
	Icc	3005	41 CKT A	GND	"	GND	u	4.5 V		GND	GND	GND	-	и		GND	GND	VCC	-	1.90	u
			41 CKT B	u	"	GND	"	4.5 V		"	"	u		u		"	"	"		1.44	"
			42 CKT A	"	"	4.5 V	"	GND		"	"	ű		ű		"	"	ű		1.90	"
2	Somo toot	torminal a	42 UKT B	limite oc fo		4.5 V	T = 24	GND		-	~									1.44	
∠ 3	Same test	s, terminal Co	anditions and	limite as fo	subgroup	1 except	$T_{\rm C} = +1$	23°U. 5°C													
5	Same lesis	s, terminal CC	JIIUIUUIS dilu	mills as 10	n subyroup	л, ехсері	3:														

See footnotes at end of device type 02.

TABLE III. OTOUP A HISPECTION TO ACTICE TYPE 02. 1/
---

Subgroup	Symbol	MIL-	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured	Test	limits	Unit
<u> </u>	-	STD-883	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	
		method	Test no.	K1	Clock	Preset	$V_{CC}$	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				
7			43	В	В	Α	4.5 V	В	В	В	В	В	H 3/	GND	L 3/	В	В	All			
T₀ = +25°C			44	"	"	в	"	А	"	"	"	"	L	**	н	В	в	outputs		H or L	
2/4/			45	"	"	А	"	"	"	"	"	"	**	**	"	А	А	"	as	shown	3/
			46	"	А	"	"	"	"	"	"	"	"	"	"	"	**	"			-
			47	**	B	"	"	u	"	"	"	"	**	"	"	"	66	"			
			48	Δ	"	**	"	"	"	"	**	"	66	**	**	в	"	"			
			49	"	Δ	**	"	"	"	"	**	"	66	**	**	"	"	"			
			50	**	B	**	**	"	**	"	"	44	**	**	"	"	"	"			
			51	**	B	**	**	"	**	"	"	44	**	**	"	Δ	в	"			
			52	**	Δ	"	**	"	"	"	"	44	"	"	"	"	"	"			
			53	**	B	"	"	"	"	"	"	"	"	"	"	"	**	"			
			50	**	"	"	"	D	"	"	**	"	ц	**	1	**	"	"			
			55	D	"	"	"	^	"	"	^	^	"	**	"	D	"	"			
			56	"	Δ	"	"	<u>۾</u>	"	"	<b>~</b>	~ "	"	"	"	"	"	"			
			57	**		**	"	"	"	"	**	£5	**	**	"	"	66	"			
			58	**		"	"	"	"	۸	D	"	66	**	"	**	"	"			
			50	**		**	"	"	"	~ "	"	£5	**	**	"	"	"	"			
			59	**		**	"	"	"	"	**	£5	**	**	"	"	"	"			
			61	"		"	"	"	"	"	•	Б	**	"	"	"	"	"			
			62	**		**	"	"	"	"	А "	"	**	**	"	"	"	"			
			02	"		"	"	"	"	"	"	"	**	"	"	"	"	"			
			64	^		**	"	"	"	"	**	^	**	**	"	^	۸	"			
			04	A "		"	"	"	"	"	"	A "	**	"	"	А "	А "	"			
			00	**		**	"	"	"	"	**	£5		**	ы	"	"	"			
			67	"		"	"	"	"	"	"	"		"		"	66	"			
			69	**		**	"	"	"	"	**	£5		**		"	"	"			
			60	**		**	"	D	"	"	**	£5	"	**	"	"	"	"			
			09	"		"	"	р "	"	"	"	"	**	"	"	"	"	"			
			70	**		**	"	"	"	"	**	£5	**	**	"	"	"	"			
			71	"		Р	"	"	"	"	"	"	**	"		"	"	"			
			72	۸		"	"	"	"	"	"	"	**	"	п "	"	66	"			
			73	A "		"	"	"	"	"	"	"	**	"	"	"	"	"			
			74	"	D A	"	"	•	"	"	"	"		"	"	"	"	"			
			15	"	А "	٨	"	А "	"	"	"	"	Ľ "	"	"	"	"	"			
			/0 77	Б	"	А "	"	"	"	"	"	"	"	"	"	"	"	"			
			//	В "	"	"	"	"	"		"	"	**	"	"	"	"	"			
			/8 70	"		"	"	"	"	В	"	"		"		"	"	"			
			79		В	"			"	в		"	H	"	Ľ	"					
			80	A	A	"	"	"	"	A	"	"	"	"	"	"	"	"			
0.01.01.11			81	A	A	_				В				-							

See footnotes at end of device type 02.

29

			Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14				
Subgroup	Symbol	MIL-	A,B,D															Measured	Test	limits	Unit
		STD-883	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11	terminal	Min	Max	
		method	Test no.	K1	Clock	Preset	V <sub>cc</sub>	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				
9	f <sub>MAX</sub> <u>5</u> /	(Fig. 5)	82	2.4 V	IN	В	5.0 V	5.0 V		2.4 V	2.4 V	2.4 V		GND	OUT	2.4 V	2.4 V	Q	3		MHz
T <sub>C</sub> =+25°C	f <sub>MAX</sub> <u>5</u> /	_	83	"	IN	В	"	5.0 V		ű	"	ű	OUT	ű		"	**	Q	3		MHz
	t <sub>PLH</sub>	3003	*84 CKT A	"	2.4 V	J	"	IN		**	"	"	OUT	"		"	"	Clear/Q	10	75	ns
	"	(Fig. 4)	*84 CKT B	"	"	J	**	IN		**	"	"	OUT	"		"	"	Clear/Q	"	50	"
	"		*85 CKT A	"	"	IN	**	J		44	"	**		"	OUT	"	"	Preset/Q	ű	75	"
	**		*85 CKT B	"	"	IN	"	J		66	**	"		"	**	"	**	Preset/Q	"	50	"
	t <sub>PHL</sub>		86 CKT A	"	GND	J	"	IN		66	**	"		"	**	"	**	Clear/Q	"	200	"
	"		86 CKT B	"	"	J	**	IN		66	"	"		"	"	"	"	Clear/Q_	"	90	"
	u		87 CKT A	"	"	IN	"	J		**	"	"	OUT	"		"	"	Preset/Q	"	200	"
	"		87 CKT B	"	"	IN	"	J		**	"	"	**	"		"	"	Prese <u>t/</u> Q	"	90	"
	t <sub>PLH</sub>	3003	88 CKT A	"	IN	J	"	5.0 V		"								Clock/Q	"	75	"
		(Fig. 5)	88 CKT B	"	"	J	"	5.0 V		"			**					Clock/Q	"	50	"
	"		89 CKT A	"	"	5.0 V	"	J		"	"	"		"	OUT	"	"	Clock/Q	"	75	"
			89 CKT B	"	"	5.0 V		J		"		"		"		"	"	Clock/Q		50	"
	t <sub>PHL</sub>		90 CKT A			J		5.0 V										Clock/Q		150	
			90 CKT B	"	"	J	"	5.0 V		"		"	OUT	"		"	"	Clock/Q	"	70	"
	"		91 CKT A	"	"	5.0 V	"	J		"	"	"	001	"		"	"	Clock/Q	"	150	"
40	f <b>F</b> /	(5:	91 CKT B	"	"	5.0 V	"	J		"	"	"	001	"	OUT	"	"	CIOCK/Q	0.5	70	NAL I-
10 T =+125°C	T <sub>MAX</sub> <u>5</u> / f 5/	(Fig. 5)	92	**	"	B	"	5.0 V		"	"	"	OUT	"	001	"	"	<u><u>v</u></u>	2.5		NHZ
1 <sub>C</sub> = + 125 C	MAX <u>5</u> /		93	"	o		"	5.0 V		"	"	"	001	"		"	"		2.5	105	
	t <sub>PLH</sub>	3003	*94 CKT A	"	2.4 V	J	"	IN		"	"	"		"		"	"	Clear/Q	10	125	ns "
	"	(Fig. 4)	*94 CKT B	"	"	J	"			"	"	"	001	"	OUT	"	"	Clear/Q	"	105	"
	"		*95 CKT A	"	"		**	J		"	"	"		"	001	"	"	Preset/Q	"	125	"
	+		95 CKT A	"			"	INI		**	"	"		"	"	"	"	Clear/O	"	250	"
	PHL "		90 CKT A	"	GIND "	J	"	IN		**	"	"		"	"	"	"	Clear/Q	"	100	"
	"		97 CKT A	**	**	IN	**			**	"	"	OUT	"		"	**	Preset/O	u	250	**
	"		97 CKT B	**	**	IN	**	U U		**	"	"	"	"		"	**	Preset/O	u	100	**
	touu	3003	98 CKT A	"	IN		"	50V		44	**	"	66	"		"	"	Clock/O	u	125	"
	4PLH "	(Fig. 5)	98 CKT B	"	"		"	50V		"	"	"	**	"		"	"	Clock/Q	u	65	"
	"	(i ig. 0)	99 CKT A	"	"	5.0 V	**	J.		"	"	"		"	OUT	"	**	Clock/Q	u	125	"
	"		99 CKT B	"	"	5.0 V	**	Ĵ		"	"	"		"	"	"	**	Clock/Q	u	65	"
	t <sub>РНI</sub>		100 CKT A	"	"	J	"	5.0 V		"	"	"		"	"	"	"	Clock/Q	u	200	"
	"		100 CKT B	"	"	J	44	5.0 V		"	"	"		"	"	"	"	Clock/Q	"	85	"
	**		101 CKT A	"	"	5.0 V	**	J		"	"	"	OUT	"		"	**	Clock/Q	u	200	"
	u		101 CKT B	"	"	5.0 V	"	J		"	"	"	OUT	"		"	**	Clock/Q	"	85	"
11	Same tests	, terminal co	onditions, and li	imits as	for subg	roup 10, e	except Tc	=-55°C													

TABLE III. Group A inspection for device type 02 - Continued. 1/

NOTE: A = normal clock pulse, B = momentary GND, then 4.5 V.

J = input pulse,  $t_p \ge 100$  ns, PRR = 0.5 MHz,  $V_{OL}$  = 0 V,  $V_{OH}$  = 4.5 V.

1/ Terminal conditions (pins not designated may be  $H \ge 2.0$  V, or  $L \le 0.8$  V, or open).

 $\frac{1}{2}$  Tests shall be performed in sequence.

3/ Output voltages shall be either: (a) H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or (b)  $H \ge 1.5$  V and  $L \le 1.5$  V when using a high speed checker single comparator.

Input voltages shown are: A = 2.4 V minimum and B = 0.4 V maximum.

<u>4/</u> <u>5</u>/ \*  $f_{MAX}$ , minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

These tests are performed at device manufacturer's option.

Subgroup	Symbol	MIL- STD-883	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Test Min	limits Max	Unit
		method	Test no.	Clock 1	Clear 1	K1	Vcc	Clock 2	Clear 2	J2	<u>q</u> 2	Q2	K2	GND	Q1	<u></u>	J1			-	
1 T <sub>C</sub> =+25°C	V <sub>OH</sub>	3006	1 2 3 4 5 6	A A 4.5 V	4.5 V 4.5 V 0.7 V	0.7 V 2.0 V 4.5 V	4.5 V " "	A A 4.5 V	4.5 V 4.5 V 0.7 V	2.0 V 0.7 V 4.5 V	_ 100μΑ	-100µA	0.7 V 2.0 V 4.5 V	GND " "	-100μA	-100μΑ -100μΑ	2.0 V 0.7 V 4.5 V	Q1 Q1 Q2 Q2 Q2 Q2	2.4 " "		и и и и и
	V <sub>OL</sub>	3007	7 8 9 10 11 12	A A 4.5 V	4.5 V 4.5 V 0.7 V	2.0 V 0.7 V 4.5 V	11 11 11 11	A A 4.5 V	4.5 V 4.5 V 0.7 V	0.7V 2.0V 4.5 V	2 mA	2 mA 2 mA	2.0 V 0.7 V 4.5 V		2 mA 2 mA	2 mA	0.7 V 2.0 V 4.5 V	Q1 Q1 Q2 Q2 Q2 Q2		0.3 " "	а а а а
	I <sub>IL1</sub>	3009	13 14 15 16	4.5 V 4.5 V	4.5 V 4.5 V	0.3 V	5.5V "	4.5 V 4.5 V	4.5 V 4.5 V	0.3 V	E	E	0.3 V	"	E	E	0.3 V	J1 K1 J2 K2	-43 "	-140 "	μΑ "
	I <sub>IL2</sub>		17 18 19 20	4.5 V 0.3 V	0.3 V B	4.5 V		4.5 V 0.3 V	0.3 V B	4.5 V 4.5 V			4.5 V	"			4.5 V 4.5 V	Clear 1 Clock 1 Clear 2 Clock 2	-86 -120 -86 -120	-280 -360 -280 -360	"
	I <sub>IH1</sub>	3010	21 22 23 24	GND GND	GND B	2.4 V	66 66 66	GND GND	GND B	2.4 V			24 V	"			2.4 V	J1 K1 J2 K2		10 "	66 66 66
	I <sub>IH2</sub>		25 26 27 28	GND GND	GND B	5.5 V	66 66 66	GND GND	GND B	5.5 V			5.5 V	"			5.5 V	J1 K1 J2 K2		100 "	"
	I <sub>IH3</sub>		29 30	GND	2.4 V		"	GND	24V	GND	GND			"		GND	GND	Clear 1 Clear 2		20 20	"
	I <sub>IH4</sub>		31 32 33 34	5.5 V GND	GND 5.5 V	GND	66 66 66	5.5 V GND	GND 5.5 V	GND GND	GND		GND	66 66 66		GND	GND GND	Clock 1 Clear 1 Clock 2 Clear 2		200 "	"
			35 36	2.4 V	GND	GND	u	2.4 V	GND	GND			GND	"			GND	Clock 1 Clock 2	0	-200 -200	"
	I <sub>OS</sub>	3011 3011** 3011** 3011	37 38 39 40	2.4 V A	GND 2.4 V	2.4 V GND	66 66	A 2.4 V	2.4 V GND	2.4 V 2.4 V	GND	GND	GND 2.4 V	"	GND	GND	2.4 V 2.4 V	Q1 Q1 Q2 Q2	-3	-15 "	mA "
	I <sub>cc</sub>	3005	41 CKT A 41 CKT B 42 CKT A 42 CKT B	F F GND GND	4.5 V 4.5 V GND GND	GND " "		F F GND GND	4.5 V 4.5 V GND GND	4.5 V 4.5 V GND GND			GND " "	"			4.5 V 4.5 V GND GND	V <sub>CC</sub> "		3.8 2.88 3.8 2.88	а а а
2	Same te	ests, termin ests, termin	al condition	ns and lim ns and lim	nits as for nits as for	subgroup	1, excep	<u>t T<sub>C</sub>=+12</u> t T <sub>C</sub> =-55°	5°C and I <sub>I</sub> C.	<sub>L2</sub> = -50 μΑ	. min/-36	50 μA max	x for Cloc	k 1 and C	lock 2.						

# TABLE III. Group A inspection for device type 03. 1/

See footnotes at end of device type 03.

Subgroup	Symbol	MIL- STD-883 method	Cases A,B,C,D Test no.	1 Clock 1	2 Clear 1	3 K1	4 	5 Clock 2	6 Clear 2	7	8	9	10 K2	11 GND	12	13	.14	Measured terminal	Test I Min	limits Max	Unit
7			/3	B	B	B	VCC 451/	B B	B	Δ	Ц 2/	13/	B	GND	1.3/	ца/	Δ	Δ١Ι		Horl	L
, T∘=+22℃			43	A	"	"	4.5 V	A	"	Ϋ́	" <u>"</u>	L <u>3</u> /	"	"	L <u>5/</u>	"	~		a	s shown :	3/
2/4/			45	В	"	"	"	В	u	u	u	"	"	"	"	**	"	"	u	<u>.</u>	<u>.</u>
			46	В	"	А	"	В	u	u	u	u	А	"	u	"	"	"			
1			47	Α	44	u	"	Α	u	u	u	"	"	"	"	**	"	"			
			48	В	"	"	"	В	u	u	u	"	"	"	"	"	"	u			
			49	В	A	"	"	В	A	"	u	"	"	"	"	"	"	"			
			50	A	"	"	"	A	u	u		"	"	"	"		"	"			
			51	В	"	"	"	В	"	"	L	н	"	"	н		"	"			
			52 53	A	"	"	"	A	u	u			"	"	н		"	"			
			54	Δ	"	u	"	Δ	u	u	н		"	"		н	"	"			
			55	В	"	u	"	В	u	u	Ľ	н	"	"	н	Ľ	"	u			
			56	B	"	В	"	B	"	В	"	"	В	"	"	"	В	"			
			57	Α	"	"	"	Α	u	u	u	"	"	"	"	**	"	u			
			58	В	"	"	"	В	u	u	u	"	"	"	"	66	"	"			
			59	"	В	"	"	"	В	u	н	L	"	"	L	Н	"	u			
			60	"	A	"	"	"	A	"	"	"	"	"	"	"	"	ű			
			61	A	"	"	"	A	"	"	"	"	"	"	"	"	"	"			
1			62	в	"	"	"	В	"	۸	"	"	"	"	"	"	٨	"			
1			64	Δ	**	"	"		"	А "	u	"	"	"	"	"	А "	ű			
1			65	B	"	"	"	B	"	u	1	н	"	"	н	1	"	"			
			66	B	"	А	"	B	u	В	ű	"	А	"	"	"	В	"			
1			67	А	**	u	"	А	"	u	u	"	"	"	"	**	"	"			
			68	В	"	"	"	В	"	u	н	L	"	"	L	Н	"	"			
1			69	Α	В	"	"	Α	В	A	u	"	"	"	"	66	Α	"			
1			70	"	A	"	"	"	A	A	u	"	"	"	"	"	A	"			
			71	"	"	"	"	"	"	В	"	"	"	"	"	"	В	"			
			72		"	В	"		"	"			В	"			"	"			
			73	В	"	B	"	В	u	۸	L "	H "	B	"	"	۲ "	٨	"			
			74	А "	"	R	"	А "	u	Δ	u	u	R	"	u	"		"			
			76	"	"	"	"	"	u	B	u	u	"	"	"	"	B	"			
1			77	В	"	"	"	В	u	В	н	L	"	"	L	н	В	ű			
1			78	Ā	"	"	"	Ā	"	Ā	н	L	"	"	L	Н	Ā	"			
1			79	В	"	"	"	В	"	"	L	н	"	"	н	L	"	"			
1			80	Α	"	"	"	Α	u	u	L	Н	"	"	н	L	"	ű			
L'			81	A	В	ű	"	ű	В	u	Н	L	"	"	L	Н	"	ű			

# TABLE III. Group A inspection for device type 03. Continued. 1/

See footnotes at end of device type 03.

32

Subgroup	Symbol	MIL-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured	Test lim	iits	Unit
		STD-883	А, В, О, В															terminal	Min	Max	
		method	Test no.	Clock 1	Clear 1	K1	$V_{CC}$	Clock 2	Clear 2	J2	Q 2	Q2	K2	GND	Q1	Q 1	J1				
9	f <sub>MAX</sub> <u>5</u> /	(Fig. 7)	82	IN	В	2.4 V	5.0 V							GND	OUT		2.4 V	Clock/Q1	3		MHz
T <sub>C</sub> =+25°C			83	IN	В	2.4 V	"		_					"		OUT	2.4 V	Clock/Q1	"		"
			84				"	IN	В	2.4 V	OUT	001	2.4 V	"				Clock/Q2	"		"
			85					IN	В	2.4 V	001		2.4 V					Clock/Q2			
	t <sub>PLH</sub>	3003	*86 CKT A	IN	IN	GND	"							"		OUT	2.4 V	Clear/Q1	10	75	ns "
		(Fig. 6)	*86 CKT B	IIN	IN	GND	"	INI	INI	2411	OUT			**		001	**	Clear/Q1	66	50	"
			*87 CKT B				**	IN	IN	2.4 V 2 4 V			GND	**			**	Clear/O2	"	50	"
	toui		88 CKT A	IN	IN	GND	"		IIN	2. <del>4</del> V	001	-	OND	"	OUT		24 V	Clear1/01	"	200	ű
	4PHL		88 CKT B	IN	IN	GND	"							**	OUT		2.4 V	Clear1/Q1	"	105	"
			89 CKT A				"	IN	IN	2.4 V		OUT	GND	**				Clear2/Q2	"	200	"
			89 CKT B				**	IN	IN	2.4 V		OUT	GND	"				Clear2/Q2	"	105	"
		3003	90 CKT A	IN	J	2.4 V	**							"		OUT	2.4 V	Clock1/Q1	**	150	"
		(⊢ıg. 7)	90 CKT B	"	"	**	**							**		OUT	**	Clock1/Q1	"	75	"
			91 CKT A	"	"		"							"	OUT		"	Clock1/Q1	ű	150	"
			91 CKT B	"	"	"	"							"	"		"	Clock1/Q1	"	75	
	t <sub>PLH</sub>	3003	92 CKT A	"	"	"	"							"	"		"	Clock1/Q1	"	75	"
		(⊢ig. 7)	92 CKT B	"	"	"	"							"	-		"	Clock1/Q1	"	50	"
			93 CKT A	"	"	"	"							"			"	Clock 1/Q	66	75	"
			94 CKT A				**	IN	1	24V			24V	**		001		Clock2/O2	"	75	"
			94 CKT B				**	"	"	2. <del>4</del> V		OUT	2.4 V "	**				Clock2/Q2	"	50	"
			95 CKT A				**	"	"	"	OUT		"	"				Clock2/Q2	66	75	"
			95 CKT B				"	"	ű	ű	"		"	"				Clock2/Q2	"	50	"
	t <sub>PHI</sub>		96 CKT A				**	"	"	"	"		"	"				Clock2/Q2	"	150	"
			96 CKT B				**	"	"	"	**		"	"				Clock2/Q2	"	75	"
			97 CKT A				**	"	u	"		OUT	**	**				Clock2/Q2	66	150	"
			97 CKT B				"	"	u	"		OUT	"	"				Clock2/Q2	"	75	"
10	f <sub>MAX</sub> <u>5</u> /	(Fig. 7)	98	IN	В	2.4 V	"							"	OUT		2.4 V	Clock/Q1	2.5		MHz
T <sub>C</sub> =+125°C			99	IN	В	2.4 V	"			0 4 1 4		OUT	0.434	"		OUT	2.4 V	Clock/Q1	"		"
			100				"		В	2.4 V	OUT	001	2.4 V	"				Clock/Q2	"		"
						0.110	"	IIN	В	2.4 V	001		2.4 V	"		0.UT	o		10	105	
	t <sub>PLH</sub>	3003	*102 CKT A	IN	IN	GND	"							"			2.4 V	Clear1/Q1	10	125	ns "
		(Fig. 6)	*102 CKT B	IIN	IN	GND	"	INI	INI	2411	OUT			**		001	2.4 V	Clear1/Q1	66	65 125	"
			*103 CKT A				**	IN	IN	2.4 V 2 4 V			GND	**				Clear 2/02	"	65	"
	tour		104 CKT A	IN	IN	GND	"			2.4 V	001			"			24 V	Clear1/01	"	250	ű
	YPHL		104 CKT B	IN	IN	GND	"							"	OUT		2.4 V	Clear1/Q1	"	105	"
1			105 CKT A			00	"	IN	IN	2.4 V		OUT	GND	"			-··· •	Clear2/Q2	"	250	"
			105 CKT B				"	IN	IN	2.4 V		OUT	GND	**				Clear2/Q2	"	105	"
		3003	106 CKT A	IN	J	2.4 V	"							**		OUT	2.4 V	Clock1/Q1	"	200	"
		(Fig. 7)	106 CKT B	"	"	"	"							"		OUT	"	Clock1/Q1	"	85	"
			107 CKT A	"	"	"	"							"	OUT		"	Clock1/Q1	"	200	"
1	l l		107 CKI B					l I					1		OUT			Clock1/Q1		85	

# TABLE III. Group A inspection for device type 03. Continued. 1/

See footnotes at end of device type 03.

ЗЗ

Subgroup	Symbol	MIL- STD-	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured	Test	limits	Unit
		883																terminal	Min	Max	
		method	Test no.	Clock 1	Clear 1	K1	V <sub>cc</sub>	Clock 2	Clear 2	J2	Q 2	Q2	K2	GND	Q1	Q 1	J1				
10	t <sub>PLH</sub>	3003	108 CKT A	IN	J	2.4 V	5.0 V							GND	OUT		2.4 V	Clock1/Q1	10	125	ns
T <sub>C</sub> =+125°C		(Fig. 7)	108 CKT B	"	u	"	"							**	OUT		"	Clock1/Q1	u	65	"
-			109 CKT A	**	"	**	"							**		OUT	"	Clock1/Q1	u	125	"
			109 CKT B	"	u	"	"							**		OUT	"	Clock1/Q1	u	65	"
			110 CKT A				"	IN	J	2.4 V		OUT	2.4 V	**				Clock2/Q2	u	125	"
			110 CKT B				"	"	**	"		OUT	"	**				Clock2/Q2	u	65	"
			111 CKT A				"	"	"	"	OUT		**	**				Clock2/Q2	u	125	"
			111 CKT B				"	"	"	ű	ű		"	"				Clock2/Q2	"	65	"
	t <sub>PHI</sub>		112 CKT A				**	"	"	"	"		"	"				Clock2/Q2		200	"
			112 CKT B				"	"	"	"	"		"	**				Clock2/Q2		85	"
			113 CKT A				"	"	"	"		OUT	**	"				Clock2/Q2		200	"
			113 CKT B				**	"	"	"		OUT	**	"				Clock2/Q2		85	"
11	Same tes	sts, termir	nal conditions	, and limi	ts as for s	ubgroup	10, excep	$t T_c = -55$	5°C.												

TABLE III. Group A inspection for device type 03. Continued. 1/

NOTE: A = normal clock pulse, B = momentary GND, then 4.5 V, E = momentary GND, then open. F = momentary 4.5 V, then GND. J = input pulse,  $t_p \ge 100$  ns, PRR = 0.5 MHz,  $V_{OL} = 0$  V,  $V_{OH} = 4.5$  V.

- Terminal conditions (pins not designated may be  $H \ge 2.0$  V, or  $L \le 0.8$  V, or open).
- Tests shall be performed in sequence.

<u>1/</u> <u>2</u>/ <u>3</u>/ Output voltages shall be either: (a) H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or (b)  $H \ge 1.5$  V and  $L \le 1.5$  V when using a high speed checker single comparator.

Input voltages shown are: A = 2.4 V minimum and B = 0.4 V maximum. <u>4</u>/

<u>5</u>/ f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

These tests are performed at device manufacturer's option.

\*\* Test time limit  $\leq$  100 ns.

ω 4

Subgroup	Symbol	MIL- STD- 883	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Test Min	limits Max	Unit
		method	Test no.	Clock	Preset 1	J1	V <sub>cc</sub>	Clear	Preset 2	K2	Q2	Q 2	J2	GND	Q 1	Q1	K1				
1 T <sub>c</sub> =+25°C	V <sub>OH</sub>	3006	1 2	A A	4.5 V 4.5 V	2.0 V 0.7 V	4.5 V	4.5 V "						GND "	-100µA	-100µA	0.7 V 2.0 V	<u>Q</u> 1 Q1	2.4 "		V "
			3 4 5	4.5 V "	0.7 V 4.5 V	4.5 V 4.5 V	"	" 0.7 V 0 7 V	45 V	45V		1000	4 5 V	"	-100µA	-100μA	4.5 V 4.5 V	<u>Q</u> 1 <u>Q</u> 1 Q2	"		"
			6 7	" A			"	4.5 V	0.7 V 4.5 V	4.5 V 2.0 V	-100µA	-100μA	4.5 V 0.7 V	66 66				<u>Q</u> 2 Q2	"		"
			8	u			ű	"	4.5 V	0.7 V	-100µA		2.0 V	"				Q2	u		u
	V <sub>он</sub>	3007	9 10 11	" 4.5 V	4.5 V "	0.7 V 2.0 V 4.5 V	"	" 0.7 V						"	2 mA	2 mA 2 mA	2.0 V 0.7 V 4.5 V	<u>Q</u> 1 Q1 <u>Q</u> 1		0.3 "	и и
			12 13	"	0.7 V	4.5 V	"	4.5 V 0.7 V	4.5 V	4.5 V	2 mA	2	4.5 V	"	2 mA		4.5 V	<u>Q</u> 1 Q2		"	"
			14 15 16	A "			"	4.5 V "	4.5 V 4.5 V	4.5 V 2.0 V 0.7 V	2 mA	2 mA	4.5 V 0.7 V 2.0 V	65 66				Q2 Q2 Q2		"	"
	I <sub>IL1</sub>	3009	17	4.5 V "		0.3 V	5.5 V "	**	GND	GND			GND	"	E	E	0.2.1/	J1 K1	-43	-140	μ <b>Α</b> "
			19 20	"	GND GND	GND GND	"	**	GND	0.3 V	Е	F	0.3 V	"	E		GND GND	J2 K2	"	"	"
	I <sub>IL2</sub> I <sub>II 2</sub>		21 22	4.5 V 4.5 V	0.3 V		"		0.3 V	4.5 V				"			4.5 V	Preset 1 Preset 2	-86 -86	-280 -280	u
	I <sub>IL3</sub>		23 24	0.3 V 4 5 V		4.5 V 4 5 V	"	B 0.3 V		"			4.5 V 4 5 V	"			4.5 V 4 5 V	Clock Clear	-172 -172	-560 -560	"
	I <sub>IH1</sub>	3010	25	GND	B	2.4 V	u	GND						"			0.414	J1		10	u
			26 27	"	GND		"	В	GND	2.4 V				"			2.4 V	K1 K2		"	"
	I <sub>IH2</sub>		28 29	"	В	5.5 V	u	GND GND	В				2.4 V	"				J2 J1		 100	ű
			30 31	"	GND		"	B B	GND	5.5 V				"			5.5 V	K1 K2		"	"
			32	u			ű	GND	В				5.5 V	"				J2		u	u
	I <sub>IH3</sub> I <sub>IH3</sub>		33 34	ű	2.4 V		"	"	2.4 V	GND				"			GND	Preset 1 Preset 2		20 20	"
	I <sub>IH4</sub> Iiha		35 36	"	5.5 V		u	**	5.5 V	GND				"			GND	Preset 1 Preset 2		200 200	"
	I <sub>IH7</sub>		37	ű	GND	GND	ű	2.4 V	GND	-			GND	"				Clear		40	u
	I <sub>IH8</sub>		38	"	GND	"	"	5.5 V	GND				"	"				Clear		400	"
	I <sub>IH9</sub>		39	2.4 V		"	"	GND		GND			"				GND	Clock		-400	"
	IIH8	3011	40 41	5.5 V 4 5 V	GND	45V	ű	GND		45V			45V	"		GND			-3	-15	mΔ
	105	0011	42 43	" "		"	"	GND GND		" "		GND	"	"	GND	GILD	"	<u>Q</u> 1 Q2	"	"	"
			44	"		"	"		GND	"	GND		"	"			"	Q2	"	"	"

# TABLE III. Group A inspection for device type 04. 1/

See footnotes at end of device type 04.

Subgroup	Symbol	MIL- STD- 883	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Test Min	imits Max	Unit
		methou	Test no.	Clock	Preset 1	J1	V <sub>CC</sub>	Clear	Preset 2	K2	Q2	Q 2	J2	GND	Q 1	Q1	K1				
1 T <sub>C</sub> =+25°C	I <sub>cc</sub>	3005	45 CKT A 45 CKT B 46 CKT A 46 CKT B	GND "	4.5 V 4.5 V GND GND	GND "	5.5 V "	GND GND 4.5 V 4.5 V	4.5 V 4.5 V GND GND	GND "			GND "	GND "			GND "	V <sub>CC</sub> "		3.80 2.88 3.80 2.88	mA "
2	Same tes	sts, termina	l conditions	and limits	s as for su	bgroup 1,	except T	c = +125°	°C.												
3	Same tes	sts, termina	l conditions	and limits	as for su	bgroup 1,	except T	<sub>c</sub> = -55°C													
7 T <sub>C</sub> =+25°C <u>2/ 4</u> /			47 48 49 50 51 52 53 53 54 55 56	A B A B A B A B "	B A " " "	B " " " " "	4.5 V " " "	A " " "	B 4 " " "	A " B " " A A B	H <u>3/</u> H L " H H L H	L <u>3</u> / L " " L L L	B " " A " "	GND " " " "	L <u>3</u> / L " " L L L	H 3/ H L " " H H L H	A " " " A A B	All outputs " " "	as	H or L shown <u>3</u>	3/
0.01.41	<u> </u>		57	"	A	В.	"	B	A	B	L	Н	В	"	Н	L	В	u			
8 <u>2/4/</u>	Same tes	(Fig. 0)	l conditions,	and limit	s as for su	bgroup /	, except	<sub>c</sub> = +125	°C and -5	5°C.			1	GND		OUT	241	Clock/01	3		
T <sub>C</sub> =+25°C	1MAX <u>0</u> /	(Fig.9)	59 60 61	"	2.4 V 2.4 V	2.4 V 2.4 V	" "	"	2.4 V 2.4 V	2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V	" "	OUT	001	2.4 V 2.4 V	Clock/Q1 Clock/Q2 Clock/Q2	<b>)</b> " "		"
	t <sub>PLH</sub>	3003 (Fig. 8)	*62 CKT A *62 CKT B *63 CKT A *63 CKT B *64 CKT A *64 CKT B *65 CKT A *65 CKT B	2.4 V " "	Z Z C C	2.4V "	а а а а а	NNJNNJ	Z Z C	2.4 V "	OUT	OUT OUT	2.4 V "	66 66 66 66 66 66 66 66 66 66 66 66 66	OUT OUT	OUT OUT	2.4 V "	Clear/Q1 Clear/Q1 Preset 1/Q1 Preset 1/Q1 Clear/Q2 Clear/Q2 Preset 2/Q2 Preset 2/Q2	10 " "	75 50 75 50 75 50 75 50	ns " "
	t <sub>PHL</sub>		66 CKT A 66 CKT B 67 CKT A 67 CKT B 68 CKT A 68 CKT B 69 CKT A 69 CKT B	GND " " "	J J IN N	2.4 V "	а а а а	NN J NN J J	Z Z Z	2.4 V "	OUT OUT	OUT OUT	2.4 V "	66 66 66 66 66 66 66 66 66 66 66 66 66	OUT OUT	OUT OUT	2.4 V "	Clear/Q1 Clear/Q <u>1</u> Preset 1/Q1 Preset 1/Q1 Clear/Q2 Clear/Q <u>2</u> Preset 2/Q2	сс сс сс сс сс сс	200 90 200 90 200 90 200 90	а а а а а а
	t <sub>PLH</sub>	3003 (Fig. 9)	70 CKT A 70 CKT B 71 CKT A 71 CKT B 72 CKT A 72 CKT B 73 CKT A 73 CKT B	IN " " "	2.4 V 2.4 V J J	2.4 V "	а а а а а	J 4.5 V 4.5 V J 4.5 V 4.5 V 4.5 V	2.4 V 2.4 V J J	2.4 ∨ "	OUT OUT	OUT	2.4 V "	66 66 66 66 66 66 66 66 66 66 66 66 66	OUT OUT	OUT OUT	2.4 V "	Clock1/Q1 Clock1/Q1 Clock1/Q1 Clock2/Q2 Clock2/Q2 Clock2/Q2 Clock2/Q2 Clock2/Q2	ec ec ec ec ec	75 50 75 50 75 50 75 50 75 50	ec ec ec ec ec

# TABLE III. Group A inspection for device type 04.- Continued. 1/

See footnotes at end of device type 04.

Subgroup	Symbol	MIL- STD- 883	Cases A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Test Min	limits Max	Unit
		method	Test no.	Clock	Preset 1	J1	Vcc	Clear	Preset 2	K2	Q2	Q 2	J2	GND	<u>Q</u> 1	Q1	K1				
9 T <sub>C</sub> =+25°C	t <sub>PLH</sub>	3003 (Fig. 9)	74 CKT A 74 CKT B	IN "	J J	2.4 V "	5.0 V "	4.5 V 4.5 V						GND "	OUT	OUT OUT	2.4 V "	Clock1/Q1 Clock1/Q1	10 "	150 70	ns "
			75 CKT A 75 CKT B 76 CKT A	"	2.4 V 2.4 V	"	"	J 4.5 V	J	2.4 V	OUT		2.4 V	"	OUT		"	Clock1/Q1 Clock2/Q2	"	70 150	"
			76 CKT B 77 CKT A 77 CKT B	"			"	4.5 V J	J 4.5 V 4 5 V	"	OUT		"	"				Clock2/ <u>Q</u> 2 Clock2/ <u>Q</u> 2 Clock2/Q2	"	70 150 70	"
10 T <sub>C</sub> =+125°C	f <sub>MAX</sub> <u>5</u> /	(Fig. 9)	78 79	"	2.4 V 2.4 V	2.4 V 2.4 V	"	B "	1.0 V			001		"	OUT	OUT	2.4 V 2.4 V	Clock/Q1 Clock/Q1	2.5 "	10	MHz "
0			80 81	"			"	"	2.4 V 2.4 V	2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V	"				Clock/ <u>Q</u> 2 Clock/Q2	"		"
	t <sub>PLH</sub>	3003 (Fig. 8)	*82 CKT A *82 CKT B	2.4 "	J J	2.4 V "	"	IN IN						"	OUT OUT		2.4 V "	Clear/ <u>Q</u> 1 Clear/Q1 Proost 1/Q1	10 "	125 65	ns "
			*83 CKT A *83 CKT B *84 CKT A	"	IN	"	"	J	J	2.4 V		OUT	2.4 V	"		OUT	"	Preset <u>1/Q</u> 1 Clear/Q2	"	65 125	"
			*84 CKT B *85 CKT A	"			"	IN J	J IN	"	OUT	OUT	"	"				Clear/Q2 Preset 2/Q2	"	65 125	"
	t <sub>PHL</sub>		*85 CKT B 86 CKT A	GND "	J	2.4 V "	"	J IN IN	IN		OUT			"		OUT	2.4 V "	Preset 2/Q2 Clear/Q1	"	65 250 100	"
			87 CKT A 87 CKT B	"	IN IN	"	"	J J						"	OUT OUT	001	"	Preset 1/Q1 Preset 1/Q1	"	250 100	ec ec
			88 CKT A 88 CKT B	"			"	IN IN	J J	2.4 V "	OUT	OUT OUT	2.4 V "	"				Clear/Q2 Clear/Q <u>2</u>	"	250 100	"
			89 CKT A	"			"	J	IN	"	OUT		"	"				Preset 2/Q2 Preset 2/Q2	"	250 100	"
	t <sub>PLH</sub>	3003 (Fig. 9)	90 CKT A 90 CKT B	IN "	2.4 V 2.4 V	2.4 V "	"	J						"		OUT OUT	2.4 V	Clock/Q1 Clock/Q1	"	125 65	ns "
			91 CKT A 91 CKT B 92 CKT A	"	J	"	"	4.5 V 4.5 V	24V	24V	OUT		24 V	"	OUT		"	Clock/Q1 Clock/Q1 Clock/Q2	"	125 65 125	"
			92 CKT B 93 CKT A	"			"	J 4.5 V	2.4 V J	"	OUT	OUT	"	"				Clock/Q2 Clock/Q2	"	65 125	"
	tour		93 CKT B	"	1	24V	"	4.5 V	J	u		OUT	"	"		OUT	24V	Clock/Q2 Clock/Q1	u	65 200	"
	YPHL		94 CKT B 95 CKT A	"	J 2.4 V	2. <del>4</del> V "	"	4.5 V J						"	OUT	OUT	2. <del></del> "	Clock/Q1 Clock/Q1		85 200	"
			95 CKT B 96 CKT A	"	2.4 V	"	"	J 4.5 V	J	2.4 V	OUT		2.4 V	"	OUT		"	Clock/Q1 Clock/Q2		85 200	**
			96 CKT B 97 CKT A	"			"	4.5 V J	J 4.5 V	"	OUT		"	"				Clock/ <u>Q</u> 2 Clock/ <u>Q</u> 2 Clock/Q2		85 200 85	u u
11	Same tes	ts. termina	I conditions.	and limit	s as for su	ubaroup 1	0. except	T_=-55°(	<del>т.</del> v С.			001								00	L

# TABLE III. Group A inspection for device type 04.- Continued. 1/

See footnotes on next page.

# MIL-M-38510/21F

- NOTE: A = normal clock pulse, B = momentary GND, then 4.5 V, E = momentary GND, then open. J = input pulse,  $t_p \ge 100$  ns,  $V_{OL}$  = 0 V,  $V_{OH}$  = 4.5 V.
- Terminal conditions (pins not designated may be  $H \ge 2.0$  V, or  $L \le 0.8$  V, or open). 1/
- 2/ Tests shall be performed in sequence.
- 3/ Output voltages shall be either: (a) H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or (b)  $H \ge 1.5$  V and L  $\le 1.5$  V when using a high speed checker single comparator.
- Input voltages shown are: A = 2.4 V minimum and B = 0.4 V maximum.
- <u>4</u>/ <u>5</u>/ \* f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.
- These tests are performed at device manufacturer's option.

# TABLE III. Group A inspection for device type 05. 1/

		MIL-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14				
Subgroup	Symbol	STD-	A,B,D		-										-			Measured	Test	limits	Unit
		883 method	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4	terminal	Min	Max	
		methou	Test no.	Clock 1	D1	Clear 1	V <sub>CC</sub>	Clear 2	D2	Clock 2	Preset 2	Q2	Q 2	GND	Q 1	Q1	Preset 1				
1	V <sub>OH</sub>	3006	1	A	2.0 V	4.5 V	4.5 V							GND		-100µA	4.5 V	<u>Q</u> 1	2.4		V
I <sub>c</sub> =+25°С			2	A	0.7 V	4.5 V	"							"	-100µA		4.5 V	<u>Q</u> 1 01	"		"
			4			20V	u							u	-100μΑ	_100uA	2.0 V 0 7 V	01	"		"
			5			2.0 1	"	4.5 V	2.0 V	А	4.5 V	-100uA		"		-100μΑ	0.7 V	Q2	"		"
			6				"	4.5 V	0.7 V	Α	4.5 V		-100µA	"				<u>Q</u> 2	"		"
			7				"	0.7 V			2.0 V		-100µA	"				Q2	"		"
			8					2.0 V			0.7 V	-100µA						Q2	"		"
	V <sub>OL</sub>	3007	9	A	2.0 V	4.5 V	"							"	2 mA		4.5 V	Q1		0.3	"
			10	A	0.7 V	4.5 V	"							"		2 mA	4.5 V	Q1		"	"
			11			0.7 V 2 0 V	"							"	2 m∆	2 mA	2.0 V 0 7 V			**	"
			13			2.0 V	u	4.5 V	2.0 V	А	4.5 V		2 mA	u	2 110 (		0.7 V	Q2		"	66
			14				"	4.5 V	0.7 V	Α	4.5 V	2 mA		u				Q2		"	"
			15				"	0.7 V			2.0 V	2 mA		"				<u>Q</u> 2		"	"
		2000	16	4.5.1/	0.0.1/	4.5.1/		2.0 V			0.7 V		2 mA	"				Q2	<u></u>		
	I <sub>IL4</sub>	3009	17	4.5 V GND		4.5 V	5.5 V "							"				D'I Preset 1	-60	-180	μA "
			19	OND	OND	4.5 V	u	4.5 V	0.3 V	4.5 V	GND			u			0.5 V	D2	"	"	"
			20				"	4.5 V	GND	GND	0.3 V			u				Preset 2	"	"	**
	I <sub>IL5</sub>		21	0.3 V	GND	4.5 V	"							u			GND	Clock 1	-120	-360	"
			22	4.5 V	4.5 V	0.3 V	"		0.115		0.115			"			4.5 V	Clear 1	"	"	"
			23				"	4.5 V	GND 4.5.V	0.3 V	GND 4.5.V			-				Clock 2	"	"	"
	hua	3010	24	45V	24 V	GND	ű	0.5 V	4.3 V	4.3 V	4.3 V			"			45V	D1		10	"
		0010	26			0.12	"	GND	2.4 V	4.5 V	4.5 V			"				D2		10	**
	I <sub>IH2</sub>		27	4.5 V	5.5 V	GND	"							u			4.5 V	D1		100	"
	I <sub>IH2</sub>		28				"	GND	5.5 V	4.5 V	4.5 V			"				D2		100	"
	I <sub>IH3</sub>		29	2.4 V	4.5 V	GND	"							"			4.5 V	Clock 1		20	"
			30 31	в	4.5 V	4.5 V	"	GND	45V	24V	45V			"			2.4 V	Clock 2		**	"
			32				u	4.5 V	4.5 V	2.4 V B	2.4 V			u				Preset 2		"	66
	I <sub>IH4</sub>		33	5.5 V	4.5 V	GND	u							u			4.5 V	Clock 1		200	"
			34	В	4.5 V	4.5 V	"							"			5.5 V	Preset 1		"	"
			35				"	GND	4.5 V	5.5 V	4.5 V			"				Clock 2		"	"
			30	P	GND	2411	"	4.5 V	4.5 V	В	5.5 V			"				Clear 1		30	"
			38	Ъ	GND	2.4 V	"	2.4 V	GND	В				"				Clear 2		30	"
	I <sub>IH6</sub>		39	В	GND	5.5 V	"			-				"				Clear 1		300	"
	I <sub>IH6</sub>		40				"	5.5 V	GND	В				"				Clear 2		300	"
	Ios	3011	41			0.15	"							"	0.115	GND	GND	<u>Q</u> 1	-3	-15	mA
			42			GND	"				CND	CND		"	GND			Q1	"	"	"
			43 44				"	GND			GND	GND	GND	"				$\frac{Q^2}{Q^2}$	"	**	**
	lcc	Icc     3005     45     GND     GND     4.5 V     GND     GND     GND     "     GND     Vcc     3.0     "       Icc     3005     46     GND     GND     "     GND     GND     "     4.5 V     Vcc     3.0     "																			
	$\frac{1}{1_{CC}} 3005 46 \text{GND} \text{GND} \text{GND} \text{GND} \text{GND} \text{GND} \text{GND} \text{GND} 4.5 \text{V} \text{ "} \text{ GND} 4.5 \text{V}  \text{ "}      $																				
2	Same tes	ts, termir	nal condition	ons and li	mits as fo	or subgrou	ip 1, exce	pt T <sub>C</sub> =+12	25°C and	I <sub>IL4</sub> = -50	μA min/-1	80 μA m	ax for Pre	set 1 and	Preset 2.						
3	Same tes	ts. termir	nal condition	ons and li	mits as fo	or subarou	ID 1. exce	pt $T_c = -55$	°C												

See footnotes at end of device type 05.

39

Subgroup	Symbol	MIL- STD- 883	Cases A,B,D Case C	1	2	3	4 14	5 13	6 12	7	8 10	9	10 8	11 7	12 6	13 5	14 4	Measured terminal	Test Min	limits Max	Unit
		method	Test no	Clock 1	D1	Clear 1	Vcc	Clear 2	D2	Clock 2	Preset 2	02	0.2	GND	<u>0</u> 1	Q1	Preset 1				
7 T <sub>C</sub> =+25°C 2/ 3/			47 48 49	B "	B "	B B A	4.5 V "	B B A	B "	B "	B A A	H <u>4</u> / L	H <u>4</u> / "	GND "	H <u>4</u> / "	H <u>4</u> / L	B A A	All outputs	as	H or L shown <u>3</u>	<u>3</u> /
			50 51 52 53	" A "	" " A	" B	66 66 66	" " B	" " A	" A "	8 "	H "	L L H "	  	L L H "	H "	B "	66 66			
			54 55 56 57 58 59	" " B B	" " " B	" " "		" A " "	" " " B	" " " B B	A A B A "	L L "	" " "		" " "	L L "	A A B A "	а а а а			
			60 61 62 63 64	A " "	" A B "	" B "	  	" B "	" A B "	A " "	" B " A	L H " L	H L H "	60 60 60 60 60 60 60 60 60 60 60 60 60 6	H L H "	L H "	" B " " A	66 66 66			
			66 67 68 69 70	B A "	A " "	" "	66 66 66	" "	A " "	B A "	" B A "	" H "	" L "	65 66 66	" " "	" " "	" B A "	66 66 66			
			71 72 73	66 66	" B B	A "	65 65 65	A "	" B B	"	" B A	LHH	: I L L	65 66		LITI	" B A	"			
8 <u>2/ 3</u> /	Same tes	ts, termin	al condition	ns, and lir	nits as fo	r subgrou	p 7, exce	pt T <sub>C</sub> =+12	25°C and	-55°C.				0.10		0.17			-		
9 T <sub>C</sub> =+25°C	t <sub>MAX</sub> <u>5</u> /	(Fig. 12)	74 75 76 77	IN IN	IN(H) IN(G)	5.0 V 5.0 V	5.0 V "	5.0 V 5.0 V	IN(H) IN(G)	IN IN	B B	OUT	OUT	GND "	OUT	001	B	Clock1/ <u>Q</u> 1 Clock1/Q1 Clock2/ <u>Q</u> 2 Clock2/Q2	3 "		MHZ "
	t <sub>PLH</sub>	3003 (Fig. 10)	78 CKT A 78 CKT B 79 CKT A 79 CKT B 80 CKT A 80 CKT B 81 CKT A 81 CKT B			IN IN J J		IN IN J J			J J IN IN	OUT OUT	OUT OUT		OUT OUT	OUT OUT	J J I Z I Z I Z	Clear1/Q1 Clear1/Q1 Preset 1/Q1 Preset 1/Q1 Clear2/Q2 Clear2/Q2 Preset 2/Q2 Preset 2/Q2	10 " "	75 65 75 65 75 65 75 65	ns " " "
	t <sub>PHL</sub>		82 CKT A 82 CKT B 83 CKT A 83 CKT B 84 CKT A 84 CKT B 85 CKT A 85 CKT B			IN IN J J		IN IN J			J J IN IN	OUT OUT	OUT OUT	   	OUT OUT	OUT OUT	Z Z L L	Clear1/Q1 Clear1/Q1 Preset 1/Q1 Preset 1/Q1 Clear2/Q2 Clear2/Q2 Preset 2/Q2 Preset 2/Q2	ec ec ec ec ec	150 100 150 150 150 100 150 100	er er er er er

## TABLE III. Group A inspection for device type 05 – Continued. 1/

See footnotes at end of device type 05.

Subaroup	Symbol	MIL-		1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured	Test	limits	Unit
Subgroup	Symbol	883	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4	terminal	Min	Max	Onit
		method	Test no.	Clock 1	D1	Clear 1	V <sub>cc</sub>	Clear 2	D2	Clock 2	Preset 2	Q2	Q 2	GND	Q 1	Q1	Preset 1			-	
9 T <sub>C</sub> =+25°C	t <sub>PLH</sub>	3003 (Fig. 11)	86 CKT A 86 CKT B 87 CKT A 87 CKT B	IN IN	IN(G) IN(G)	B B	5.0 V "	B B	IN(G) IN(G)	IN IN	5.0 V 5.0 V	OUT OUT		GND "		OUT OUT	5.0 V 5.0 V	Clock1/Q1 Clock1/Q1 Clock2/Q2 Clock2/Q2	10 "	100 72 100 72	ns "
	t <sub>PHL</sub>		88 CKT A 88 CKT B 89 CKT A 89 CKT B	IN IN	IN(H) IN(H)	B B	66 66 66	B B	IN(H) IN(H)	IN IN	5.0 V 5.0 V		OUT OUT	66 66 66	OUT OUT		5.0 V 5.0 V	Clock1/ <u>Q</u> 1 Clock1/ <u>Q</u> 1 Clock2/ <u>Q</u> 2 Clock2/Q2	66 66	150 110 150 110	  
	t <sub>PLH</sub>	3003 (Fig. 12)	90 CKT A 90 CKT B 91 CKT A 91 CKT B	IN IN	IN(G) IN(G)	5.0 V 5.0 V	66 66 66	5.0 V 5.0 V	IN(G) IN(G)	IN IN	B B		OUT OUT	66 66 66	OUT OUT		B B	Clock1/ <u>Q</u> 1 Clock1/ <u>Q</u> 1 Clock2/ <u>Q</u> 2 Clock2/Q2		100 72 100 72	  
	t <sub>PHL</sub>		92 CKT A 92 CKT B 93 CKT A 93 CKT B	IN IN	IN(H) IN(H)	5.0 V 5.0 V	"	5.0 V 5.0 V	IN(H) IN(H)	IN IN	B B	OUT OUT		"		OUT OUT	B B	Clock1/Q1 Clock1/Q1 Clock2/Q2 Clock2/Q2		150 110 150 110	"
10 T <sub>C</sub> =+125°C	f <sub>MAX</sub> <u>5</u> /	(Fig. 11)	94 95 96 97	IN IN	IN(H) IN(G)	5.0 V 5.0 V	66 66 66	5.0 V 5.0 V	IN(H) IN(G)	IN IN	B B	OUT	OUT	"	OUT	OUT	B B	Clock1/ <u>Q</u> 1 Clock1/Q1 Clock2/ <u>Q</u> 2 Clock2/Q2	2.5 "		MHz "
	t <sub>PLH</sub>	3003 (Fig. 10)	98 CKT A 98 CKT B 99 CKT A 99 CKT B 100 CKT A 100 CKT B 101 CKT A 101 CKT B			IN IN J J		IN IN J J			JJZZ	OUT OUT	OUT OUT		OUT OUT	OUT OUT	J J Z Z	Clear1/Q1 Clear1/Q1 Preset 1/Q1 Preset 1/Q1 Clear2/Q2 Clear2/Q2 Preset 2/Q2 Preset 2/Q2	10 " "	125 85 125 85 125 85 125 85	ns " "

# TABLE III. Group A inspection for device type 05 – Continued. 1/

See footnotes at end of device type 05.

		MIL-	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14				1
Subgroup	Symbol	STD-	A,B,D															Measured	Test I	imits	Unit
		883	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4	terminal	Min	Max	1
		method	Test no.	Clock 1	D1	Clear 1	$V_{cc}$	Clear 2	D2	Clock 2	Preset 2	Q2	Q 2	GND	Q 1	Q1	Preset 1				
10	t <sub>PHI</sub>	3003	102 CKT A			IN	5.0 V							GND		OUT	J	Clear1/Q1	10	200	ns
T_=+125°C	1116	(Fig. 10)	102 CKT B			IN	"							"		OUT	Ĵ	Clear1/Q1	"	120	ű
		( 5 - 7	103 CKT A			J	"							"	OUT		IN	Preset 1/Q1	"	200	ű
			103 CKT B			J	"							"	OUT		IN	Preset 1/Q1	"	120	ű
			104 CKT A				"	IN			J	OUT		"				Clear2/Q2	"	200	ű
			104 CKT B				"	IN			J	OUT		"				Clear2/Q2	**	120	ű
			105 CKT A				"	J			IN		OUT	"				Preset 2/Q2	"	200	ű
			105 CKT B				"	J			IN		OUT	"				Preset 2/Q2	"	120	ű
	t <sub>el u</sub>	3003	106 CKT A	IN	IN(G)	В	u							"		OUT	5.0 V	Clock1/Q1	"	150	ű
		(Fig. 11)	106 CKT B	IN	IN(G)	В	"							"		OUT	5.0 V	Clock1/Q1	"	85	ű
		<b>、</b> σ ,	107 CKT A		(-)		"	В	IN(G)	IN	5.0 V	OUT		"				Clock2/Q2	"	150	ű
			107 CKT B				"	В	IN(G)	IN	5.0 V	OUT		"				Clock2/Q2	**	85	ű
	toui		108 CKT A	IN	IN(H)	В	"							u	OUT		5.0 V	Clock1/Q1	u	200	u
	THE .		108 CKT B	IN	IN(H)	В	"							"	OUT		5.0 V	Clock1/Q1	"	120	ű
			109 CKT A			_	**	В	IN(H)	IN	5.0 V		OUT	"				Clock2/Q2	"	200	ű
			109 CKT B				"	В	IN(H)	IN	5.0 V		OUT	"				Clock2/Q2	**	120	ű
	touu	3003	110 CKT A	IN	IN(G)	50V	"							u	OUT		В	Clock1/Q1	"	150	u
	YPLN	(Fig. 12)	110 CKT B	IN	IN(G)	5.0 V	"							"	OUT		B	Clock1/Q1	"	85	ű
		(	111 CKT A				"	5.0 V	IN(G)	IN	В		OUT	"			_	Clock2/Q2	"	150	ű
			111 CKT B				"	5.0 V	IN(G)	IN	B		OUT	"				Clock2/Q2	"	85	u
	toui		112 CKT A	IN	IN(H)	50V	"							"		OUT	В	Clock1/Q1	"	200	ű
	*FHL		112 CKT B	IN	IN(H)	5.0 V	u							"		OUT	В	Clock1/Q1	"	120	ű
			113 CKT A				"	5.0 V	IN(H)	IN	В	OUT		"			_	Clock2/Q2	"	200	u
			113 CKT B				**	5.0 V	IN(H)	IN	B	OUT		"				Clock2/Q2	"	120	"
11	Same tes	sts, termin	al conditions	s, and lim	its as for	subgroup	10, exce	pt T <sub>C</sub> =+5	5°C								·				

#### TABLE III. Group A inspection for device type 05 – Continued. 1/

NOTE: A = normal clock pulse, B = momentary GND, then 4.5 V,

J = input pulse,  $t_p \ge 100$  ns, PRR = 0 MHz,  $V_{OL}$  = 0 V,  $V_{OH}$  = 4.5 V.

- <u>1</u>/ Terminal conditions (pins not designated may be H  $\geq$  2.0 V, or L  $\leq$  0.8 V, or open).
- $\frac{2}{2}$  / Tests shall be performed in sequence.

42

 $\overline{3}$  / Input voltages shown are: A = 2.4 V minimum and B = 0.4 V maximum.

 $\frac{1}{4}$  Output voltages shall be either: (a) H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or (b) H  $\ge$  1.5 V and L  $\le$  1.5 V when using a high speed checker single comparator.

5/ f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

#### 5. PACKAGING

5.1 <u>Packaging requirements.</u> For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

#### 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory)

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.

- 6.2 <u>Acquisition requirements.</u> Acquisition documents should specify the following:
  - a. Title, number, and date of the specification.
  - b. PIN and compliance identifier, if applicable (see 1.2).
  - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
  - d. Requirement for certificate of compliance, if applicable.
  - e. Requirements for notification of change of product or process to acquiring activity in addition to notification to the qualifying activity, if applicable.
  - f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
  - g. Requirements for product assurance options.
  - h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
  - i. Requirements for "JAN" marking.
  - j. Packaging requirements (see 5.1).

6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.5 <u>Abbreviations, symbols and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal)
V <sub>IN</sub>	Voltage level at an input terminal
I <sub>IN</sub>	Current flowing into an input terminal

6.6 <u>Logistic support</u>. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer lead lengths and lead forming should not affect the part number.

6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

/pe

6.8 <u>Manufacturers' designation</u>. Manufacturers' circuits included in this specification are designated as shown in table IV herein.

Device Types	Texas Instruments	National Semiconductor
	А	В
01		Х
02		Х
03		Х
04		Х
05		Х

TABLE IV. Manufacturers designator.

6.9 <u>Changes from previous issue</u>. The margins of this specification are marked with vertical lines to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship; to the last previous issue.

Custodians: Army - CR Navy - EC Air Force - 11 DLA - CC Preparing activity: DLA - CC

(Project 5962-2006-004)

Review activities: Army - MI, SM Navy - AS, CG, MC, SH, TD Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <u>http://assist.daps.dla.mil</u>.