								F	REVISI	ONS										
LTR					C	DESCH	RIPTIO	N					DA	TE (YF	R-MO-	DA)		APPR	OVED)
С	Con [.] 6726 II. E	vert to 58. Ac ditoria	milita dd ven al chan	ry drav dor CA iges th	wing fo AGE 0 hrough	ormat. 1295. iout. /	Char Mino Add de	nge dra r chan evice ty	awing ges to /pe 05	CAGE table	code I and t	to able	1987	7 001	Г 13		M. A	. Frye		
D	Deleted CAGE 01295. Editorial changes throughout. Made technical changes to table I, margin test method C (step 4), paragraph 4.3.1 (step C), table II, figure 5, paragraph 4.2, margin test method B (step 3), paragraph 1.2.2, paragraph 1.3, paragraph 1.4, figure 6, and table III. Added footnote 3, removed vendor name and address under vendor name and address, and added M38510/22403BYX to						1989) JAN	11		M. A	. Frye								
E	E Convert to newer standard boilerplate with the additional of QD requirement paragraphs. Changed maximum C ₁ on table I from 6 pF to 10 pF and C ₀ from 12 pF to 15 pF. Changed subgroup 7 to 3 in Table II for Group C and D end-point electrical parameters. Updated boilerplate paragraphs, ker								2004	2004 NOV 08 Ray Monnin										
F	Upd	ated b	oilerpl	ate pa	aragrap	ohs. g	glg						10-0	2-16			Cha	rles Sa	affle	
The origin REV SHEET	al fir	st p	age o	of thi	is dr	awin	ig ha	s be	en re	eplac	ed.									
REV	F																			
SHEET	15				ļ										_				_	_
	5			REV			+	F	F	F	F	F		F	F			+	+	
PMIC N/A				PRE	EE I EPARE Steve	ED BY Dunca	, an	2	3	DEFENSE SUPPLY CENTER COLUMBUS										
STAN MICRO DRA	NDAF CIR WIN	rd Cuit G		CHE	ECKEI Ray M	D BY Ionnir	1			COLUMBUS, OHIO 43218-3990 <u>http://www.dscc.dla.mil</u>										
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS					MI 262 PR	CRC 2,14 OM	DCIF 4-BI , MC	RCUI T (3 DNO	T, N 2K X LITH	ИЕМ X 8) HIC	ORY UV SILI	í Di ERA CON	GITA SEA	AL, ABLI	E					
AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE					Ē															
	SC N/4	7			18	3 Octo	ber 19	84			76									
		·		REV	/ISION	LEVI	EL				∠E N	CA					84 ⁻	111		
							F				٦ 	(5/26	5						
										SHE			1	OF	15					

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Access time
01	27256-35	32K X 8-bit UV EPROM	350 ns
02	27256-25	32K X 8-bit UV EPROM	250 ns
03	27256-20	32K X 8-bit UV EPROM	200 ns
04	27256-17	32K X 8-bit UV EPROM	170 ns
05	27256-30	32K X 8-bit UV EPROM	300 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Y	GDIP1-T28 or CDIP2-T28	28	dual-in-line package 1/
Z	CQCC1-N32	32	rectangular chip carrier package 1/

1.3 Absolute maximum ratings.

Supply voltage (V _{CC}) <u>2</u> /	-0.6 V dc to +6.5 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D)	1.0 W
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+150°C
All input or output voltages with respect to	
ground	-0.6 V dc to +6.5 V dc
Voltage on pin A ₉ with respect to ground	-0.6 V dc to +13.5 V dc
V _{PP} supply voltage with respect to ground	-0.6 V dc to +13.0 V dc

1.4 <u>Recommended operating conditions</u>.

Case operating temperature range (T _c)	-55°C to +125°C
Input low voltage (V _L)	-0.1 V dc to +0.8 V dc
Input high voltage (V _H)	2.0 V dc to V _{cc} +1 V dc
Supply voltage (V _{CC})	4.5 V dc to 5.5 V dc
High level program input voltage V _{IN(PR)}	12.5 V dc ±0.3 V dc (program method B)

1/ Lid shall be transparent to permit ultraviolet light erasure.

2/ All voltages referenced to V_{SS}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>https://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. (This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the qualifying activity.)

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.2 <u>Block diagram.</u> The block diagram shall be as specified on figure 2.

3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.

3.2.4 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	3

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. (For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.)

3.6 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.6.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4 herein.

3.6.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.

3.6.3 <u>Verification of erasure of programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.9 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.10 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2).
- (2) Bake, unbiased, for 12 hours at +200°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

- (3) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C using loose timing.
- (4) Erase device, then program 45 to 50 percent of the bits to a worst case speed pattern.
- (5) Perform dynamic burn-in (see 4.2a).
- (6) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C.
- (7) Perform 100 percent electrical testing at +25°C, +125°C and -55°C.
- (8) Erase device (see 3.6.1), except devices submitted for groups A, B, C, and D.
- (9) Verify erasure (see 3.6.3).

Margin test method B

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using $V_m = +6.0 \text{ V}$ at $+25^{\circ}\text{C}$ using loose timing (i.e., $t_{AVQV} = 1 \text{ }\mu\text{s}$).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Margin at $V_m = 6.0 V$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.6.1), except devices submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.6.3).

Margin test method C

I. Wafer margin test method:

- (1) Program at +25°C with a greater than 95 percent pattern, (example, all "0's").
- (2) Measure V_{CCMAX} and store in die signature row.
- (3) Unbiased bake for 2 hours at +250°C.
- (4) Test at +25°C. Measure V_{CCMAX} and compare to V_{CCMAX} store in die. Any die with a delta greater than 0.66 V constitutes a failure and is removed from the lot.

II. Back end margin test method:

- (1) Program at +25°C with a greater than 95 percent pattern (example, all "0's") (see 3.6.2).
- (2) Test at +25°C (8.0 V), V_{CCMAX} range (6.0 V). Measure and record V_{CCMAX} in signature row.
- (3) Unbiased bake for 32 hours at +200°C.
- (4) Test at +25°C (see I, step 4 above).
- (5) Erase (see 3.6.1).
- (6) Program at +25°C with a 50 percent pattern (example checkerboard bar) (see 3.6.2).
- (7) Test at +25°C (see 3.6.3)
- (8) Burn-in (see 4.2a).
- (9) Test at +25°C (see 3.6.3).
- (10) Test at +125°C (see 3.6.3).
- (11) Test at -55°C (see 3.6.3).
- (12) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (13) Verify erasure at $+25^{\circ}$ C (see 3.6.3).

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	5

		TABLE I. Elect	rical per	formance c	haracteris	<u>tics</u> .			
_							Limi	its	
Test	Symbol 	│ Condition │ -55°C <u><</u> T _C <u><</u> ┤	ıs +125°C		Group A subgroup	Device os type	Min	Max	Unit
High level output voltage	V _{он}	V _{CC} = 5.50 V I _{OH} = -400 μA		1,2,3	All	2.4		V	
Low level output voltage	V _{OL}	V _{CC} = 5.50 V I _{OL} = 2.1 mA			1,2,3	All		0.45	V V
Output leakage current	I _{OL}	V _{CC} = 5.5 V V _{OUT} = 5.5 V			1,2,3	All		10	μΑ
High level input current <u>1</u> /	 I _{IH}	V _{CC} = 5.50 V, Ou V _{IN} = 5.50 V	V_{CC} = 5.50 V, Outputs deselected V_{IN} = 5.50 V			All		10	μΑ
V _{PP} supply current read/standby <u>2</u> /	I _{PP}	V _{PP} = 5.5 V			1,2,3	All		5	mA
Supply current (standby)	I _{CC1}	$V_{CC} = 5.50 \text{ V}, \overline{CE} = V_{\mathbb{H}}$ Outputs open			1,2,3	All		50	mA
Supply current 2/	I _{CC2}	$V_{CC} = 5.50 \text{ V}, \overline{OE} = \overline{CE} = V_{IL}$ $O_0 - O_7 = O \text{ mA}$			1,2,3	01, 02,		125	mA
Input capacitance <u>1</u> /	Cı	$V_{IN} = 0 V, f = 1 M$ $T_{C} = +25^{\circ}C, see$	 V _{IN} = 0 V, f = 1 MHz T _C = +25°C, see 4.3.1c			All		140 10 	 pF
Output capacitance	C _o	$V_{OUT} = 0 V, f = 1$ $T_{C} = +25^{\circ}C, see$	MHz 4.3.1c		4	All		15	pF
Address access time	t _{avqv}	$V_{CC} = 5.50 V$ $CE = OE = V_{II}$ see figure 4		OE = V⊾	9,10,11	01 02 03 04 05		350 250 200 170 300	ns
Chip enable access time	t _{ELQV}	OE = V _{IL}		VL	9,10,11	01 02 03 04 05		 350 250 200 170 300	ns
See footnotes at end of t	table.	•							1
S MICROC) RAWING		SIZE A					84111
DEFENSE SUP COLUMBI	PLY CENTE US, OHIO 43	R COLUMBUS 218-3990			RI	EVISION LEV F	EL	SH	EET 6

DSCC FORM 2234 APR 97

TABLE I. Electrical performance characteristics - Continued.

Test	 Symbol	Conditions	 Group A	Device	Limi	Limits		
		-55°C <u><</u> T _C <u><</u> +125°C		subgroups	type	Min	Max	
Output enable data on time	tolav	V _{CC} = 5.50 V <u>1</u> / see figure 4	CE = VIL	9,10,11	01 02 03		130 100 75	ns
			 		04 05		65 120	
Output enable to high Z	 t _{EHQZ} <u>3</u> /		CE = V _L	9,10,11 	01 02 03 04 05		 110 60 55 55 105	ns
Output hold from address change	t _{AXQX} <u>3</u> /		CE = OE =V _L	9,10,11	All	0		ns

1/ Outputs shall be loaded per figure 5.

 $\frac{2}{V_{PP}}$ may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC2} and I_{PP}.

3/ Tested initially and after any design changes.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C₁ and C₀ measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	7



Pin names

A ₀ - A ₁₄	Addresses
CE	Chip enable
OE	Output enable
O ₀₋₇	Outputs

FIGURE 1. Terminal connections.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		84111
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 8



Mode/pins	CE	OE	A ₉	V _{PP}	V _{cc}	Outputs
Programming method	В	В	В	В	В	В
Deselect Output disable	VL	VIH	х	V _{cc}	V _{cc}	High Z
Read	V⊾	VL	х	V _{cc}	V _{cc}	D _{OUT}
Standby	VIH	х	х	Vcc	Vcc	High Z
Program	VL	VIH	х	V_{PP}	V _{cc}	D _{IN}
Program Inhibit	VIH	V _{IH}	х	V_{PP}	V _{cc}	High Z
Program Verify	V⊾	VL	х	V_{PP}	Vcc	D _{OUT}
Intelligent Identifier	VL	VL	V _H	V _{cc}	V _{cc}	Code
Intelligent Programming	VL	VIH	x	V _{PP}	Vcc	D _N
						•

NOTES:

- 1. It is recommended that verification for Method B devices be performed after the completion of programming all bytes.
- X means the input is a "don't care".
 Using the intelligent programming algorithm (Method B) allows the device to be programmed in a faster time.
- 4. $V_{\rm H} = 12 \text{ V} \pm 0.5 \text{ V}.$

FIGURE 3. Truth table.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		84111
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	10



TABLE II. Electrical test requirements.	<u>1</u> /	′ <u>2</u> /	<u>3</u> /	<u>4</u> /	<u>5</u> /	/
---	------------	--------------	------------	------------	------------	---

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)		
Interim electrical parameters			
(method 5004)			
Final electrical test parameters	1*, 2, 3, 8A, 8B, 9		
(method 5004)			
Group A test requirements	1, 2, 3, 4**, 7, 8A,		
(method 5005)	8B, 9, 10, 11		
Group C and D end-point	1, 2, 3 or 2,		
electrical parameters	8(Hot), 10		
(method 5005)			

1/ (*) Indicates PDA applies to subgroup 1 (see 4.2).

 $\frac{2}{2}$ Any or all subgroups may be combined when using a high speed tester.

 $\overline{3}$ / Subgroups 7 and 8 shall consist of verifying the pattern specified.

 $\frac{1}{4}$ / For all electrical tests, the device shall be programmed to the pattern specified.

<u>5</u>/ (**) See 4.3.1c.

4.4 <u>Erasing procedure</u>. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 nm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm2. An example of an ultraviolet source which can erase the device in 30 minutes is the model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch away from the lamp tubes. After erasure, all bits are in the high state.

4.5 <u>Programming procedures for method B</u>. The programming characteristics in table III and the following procedures shall be used for programming the device:

- a. Connect the device in the electrical configuration for programming. The waveforms of figure 6 and programming characteristics of table III shall apply.
- b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming low "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
- c. Programming occurs when V_{PP} is 12.5 V +0.3 V and chip enable is brought low.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84111
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 12



 Test	 Symbol	Conditions 1/	Limit	Limits		
	 	$V_{CC} = 6.0 V \pm 0.25 V,$ $V_{PP} = 12.5 V \pm 0.3 V$ $T_{A} = +25^{\circ}C$	Min 	Max 		
Input current (all inputs)	_N	$V_{IN} = V_{IL} \text{ or } V_{IH}$		10	μA	
Input low level (all inputs)	 V⊾		-0.1	0.8	V	
 Input high level 	 V⊮		2.0	V _{cc} -1	V	
Output low voltage during	 V _{OL}	I _{OL} = 2.1 mA		0.45	V	
 Output high voltage during verify	 V _{ОН} 	 I _{OH} = -400 μA	2.4		V	
V _{CC} supply current (program and verify)	 I _{CC}			125	mA	
VPP supply current (program)	I _{PP}	$\overline{CE} = V_{L}$		50	mA	
 A ₉ intelligent identifier voltage	 V _{ID}		11.5	12.5	V	
Address setup time	t _{AS}		2		μs	
OE setup time	t _{OES}		2		μs	
Data setup time	t _{DS}		2		μs	
Address hold time	t _{AH}		0		μs	
Data hold time	t _{DH}		2		μs	
Output enable to output float delay	t _{EHQZ}		0	130	ns	
V _{PP} setup time	t _{PS}		2		μS	

TABLE III. Programming characteristics for method B.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

Α		84111
	REVISION LEVEL F	SHEET 14

SIZE

 Test	 Symbol	Conditions 1/	Limit	S	Unit
		$V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V},$ $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$ $T_A = \pm 25^{\circ}\text{C}$	Min	Max	
V _{cc} setup time	t _{cs}		2		μs
CE initial program pulse width	t _{PW}	<u>2</u> /	0.95	1.05	ms
│ │CE overprogram pulse width │	t _{OPW}	<u>3/</u>	2.85	78.75	ms
Data valid from OE	t _{olqv}			150	ns

TABLE III. Programming characteristics for method B - Continued.

1/ V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

 $\frac{2}{3}$ Initial program pulse width tolerance is 1 ms \pm 5%. 3/ The length of the overprogram pulse may vary from

3/ The length of the overprogram pulse may vary from 2.85 ms to 78.75 ms as a function of the iteration counter value X.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.7 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

A SIZE		84111
	REVISION LEVEL F	SHEET 15

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-02-16

Approved sources of supply for SMD 84111 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor	Program	Margin
microcircuit drawing	CAGE	similar	Method	Test method
PIN <u>1</u> /	number	PIN <u>2</u> /		
8411101YA	3V146	MC27256-35/BYA	В	В
	<u>3</u> /	MD27256-35/B	В	В
	<u>3</u> /	AM27256-35/BXA	В	А
8411101ZA	3V146	MR27256-35/BZA	В	В
	<u>3</u> /	MR27256-35/B	В	В
	<u>3</u> /	AM27256-35/BUA	В	А
8411102YA	3V146	MC27256-25/BYA	В	В
	<u>3</u> /	MD27256-25/B	В	В
	<u>3</u> /	AM27256-25/BXA	В	А
	<u>3</u> /	SMJ27256-25JM	В	С
8411102ZA	3V146	MR27256-25/BZA	В	В
	<u>3</u> /	MR27256-25/B	В	В
	<u>3</u> /	AM27256-25/BUA	В	A
8411103YA	3V146	MC27256-20/BYA	В	В
	<u>3</u> /	MD27256-20/B	В	В
	<u>3</u> /	AM27256-20/BXA	В	A
	<u>3</u> /	SMJ27256-20JM	В	С
8411103ZA	3V146	MR27256-20/BZA	В	В
	<u>3</u> /	MR27256-20/B	В	В
	<u>3</u> /	AM27256-20/BUA	В	A
8411104YA	3V146	MC27256-17/BYA	В	В
	<u>3</u> /	MD27256-17/B	В	В
8411104ZA	3V146	MR27256-17/BZA	В	В
8411105YA	3/	SMJ27256-30JM	В	С

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE number 3V146 Vendor name <u>and address</u> Rochester Electronics Inc. 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.