
								l	REVISI	ONS										
LTR						DESCI	RIPTIO	N					DATE (YR-MO-DA)		DA)		APPF	ROVED		
А		•		ne X to est and									86-09-23			M. A. Frye				
В				34335								iai.		88-0	05-26		M. A	. Frye		
	num	ber.							0	U										
С			-	-	oughout. cordance with NOR 5962-R038-93 92-12-09						Mon	ica I E	Poelking	r						
D				sion C.						ed boil	erolate				12-03			mas M.		1
				5 require			-													
E	Corre MIL-	ect mai PRF-38	rking re 3535 re	equirem equirem	ients in ients. I	3.5. l Editoria	Jpdate al chang	boilerp ges thro	late in a oughou	accorda t PHI	ince wi N.	th		05-0)4-11		Tho	mas M.	Hess	
THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED																				
	AL FIR	ST SHI	ΞΕΤ ΟΙ	F THIS	DRAW	/ING H	AS BE	EN RE	PLACE	D										
THE ORIGIN	AL FIR	ST SHI		F THIS	DRAW	/ING H	AS BE	EN RE	PLACE	D										
		ST SHI		F THIS	DRAW	/ING H	AS BEI	EN RE	PLACE	D										
REV	AL FIR	ST SHE	EET OI	F THIS	DRAW	/ING H	AS BE	EN RE	PLACE	D										
REV SHEET							AS BE	EN RE												
REV SHEET REV	E 15	E	E	E	E 19	/ING H	AS BE	EN RE	PLACE	D E	D		D	D	D		D		D	E
REV SHEET REV SHEET	E 15	E	E	E 18	E 19						D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	E 14
REV SHEET REV SHEET REV STATUS	E 15	E	E	E 18 RE\ SHE	E 19		E	D	E	E									_	
REV SHEET REV SHEET REV STATUS OF SHEETS	E 15	E	E	E 18 RE\ SHE PRE	E 19 / EET PAREI	D BY	E	D	E	E	5	6 EFEN	7 SE S	8 UPPL	9 .Y CE	10	11 R COL	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	E 15	E 16	E	E 18 RE\ SHE PRE Greg	E 19 / EET PAREI	D BY	E	D	E	E	5	6 EFEN	7 ISE S DLUN	8 UPPL	9 .Y CE , OHI	10 INTER O 432	11 R COL 218-3	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	E 15	E 16	E	E 18 RE\ SHE PRE Greg CHE	E 19 / EET PAREI g A. Pitz	D BY z BY	E	D	E	E	5	6 EFEN	7 ISE S DLUN	8 UPPL	9 .Y CE , OHI	10	11 R COL 218-3	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	E 15 NDAF DCIR(E 16 RD CUIT	E	E 18 RE\ SHE PRE Greg CHE	E 19 / EET PAREI	D BY z BY	E	D	E	E	5	6 EFEN	7 ISE S DLUN	8 UPPL	9 .Y CE , OHI	10 INTER O 432	11 R COL 218-3	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	E 15	E 16 RD CUIT	E	E 18 RE\ SHE PRE Greg CHE Ray	E 19 / EET PAREI g A. Pitz	D BY z BY	E	D	E	E	5	6 EFEN	7 ISE S DLUN	8 UPPL	9 .Y CE , OHI	10 INTER O 432	11 R COL 218-3	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U	E 15 NDAF DCIRC AWIN NG IS A ISE BY	E 16 RD CUIT G	E 17	E 18 RE\ SHE PRE Greg CHE Ray APF	E 19 / EET PAREI g A. Pitz CKED Monnir	D BY z BY D BY	E	D	E	E 4	5 D	6 EFEN C(7 ISE S DLUN http	8 UPPL IBUS D://wv	9 .Y CE , OHI ww.ds	10 INTER O 432	11 R COL 218-3 a.mil	12 -UMB 990	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U	E 15 NDAF DCIRC AWIN NG IS A ISE BY RTMEN	E 16 RD CUIT G	E 17 BLE	E 18 RE\ SHE PRE Greg CHE Ray APF Mich	E 19 / EET PAREI g A. Pit: CKED Monnir PROVE	D BY BY D BY TD BY Frye	E 1	D 2	E	E 4 MIC 8-B	5 D CROC	6 EFEN CO CIRC	7 SE S OLUW http UIT, I	8 UPPL IBUS DIGIT	9 .Y CE , OHIO ww.ds	NTEF O 432 scc.dl	11 218-33 a.mil IANN 32 K	12 -UMB 990 EL, N	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U DEPA	E 15 NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (E 16 RD CUIT G	E 17 BLE	E 18 RE\ SHE PRE Greg CHE Ray APF Mich	E 19 / EET PAREI g A. Pit: CKED Monnir PROVE	D BY BY D BY TD BY Frye	E	D 2	E	E 4 MIC 8-B	5 D CROC	6 EFEN CO CIRC	7 SE S OLUW http UIT, I	8 UPPL IBUS DIGIT	9 .Y CE , OHIO ww.ds	10 NTEF O 432 Scc.dl	11 218-33 a.mil IANN 32 K	12 -UMB 990 EL, N	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U DEPA AND AGEN	E 15 NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (E 16 RD CUIT G	E 17 BLE	E 18 RE\ SHE PRE Greg CHE Ray APF Mich	E 19 / EET PAREI cKED Monnir PROVE	D BY z BY D BY Frye	E 1	D 2	E	E 4 MIC 8-B	5 D CROC	6 EFEN CO CIRC	7 SE S OLUW http UIT, I	8 UPPL IBUS DIGIT	9 .Y CE , OHIO ww.ds	NTEF O 432 scc.dl	11 218-33 a.mil IANN 32 K	12 -UMB 990 EL, N	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	E 15 NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES (E 16 RD CUIT G VAILA ALL ITS DF THE DEFEN	E 17 BLE	E 18 RE\ SHE PRE Greg CHE Ray APF Mich	E 19 / EET PAREI cKED Monnir PROVE	D BY z BY D BY Frye APPR(85-(E 1 1 OVAL 0 06-24	D 2	E	E 4 MIC 8-B UV	5 D CROC IT M EPRC	6 EFEN CC CIRC ICRC DM, N	7 SE S DLUW http UIT, I DCOM MONG	8 UPPL IBUS DIGIT IPUT OLITI	9 .Y CE , OHIO ww.ds	NTEF O 432 scc.dl	11 218-3 a.mil IANN 32 K ON	12 -UMB 990 EL, N	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	E 15 NDAF DCIRC AWIN NG IS A ISE BY RTMEN NCIES O NT OF I	E 16 RD CUIT G VAILA ALL ITS DF THE DEFEN	E 17 BLE	E 18 RE\ SHE PRE Greg CHE Ray APF Mich	E 19 / EET PAREI GA. Pitz CKED Monnir PROVE hael A.	D BY z BY D BY Frye APPR(85-(LEVEL	E 1 1 OVAL 0 06-24	D 2	E	E 4 MIC 8-B UV		6 EFEN CC CIRC ICRC DM, N	7 SE S OLUW http UIT, I OCOM MONO	8 UPPL IBUS DIGIT IPUT OLITI	9 .Y CE , OHIO ww.ds	NTEF O 432 scc.dl	11 218-3 a.mil IANN 32 K ON	12 -UMB 990 EL, N -BIT	13 US	

1.	SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 ·	-	Test Method Standard Microcircuits.
MIL OTD 1025		Interface Standard Electronic Component Cose

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the qualifying activity.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 2.

3.2.4 <u>Programmed EPROM device</u>. The requirements for supplying programmed EPROM devices are not part of this drawing.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.10.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.

3.10.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and table III.

3.10.3 <u>Verification of erasure of programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

	T	ABLE I. Electrical performance	e characteristic	<u>s</u> .			
Test	Symbol	$\begin{array}{c} \mbox{Conditions} \\ -55^{\circ}\mbox{C} \leq T_{C} \leq +125^{\circ}\mbox{C} \\ V_{CC} = 5.0 \ V \ \pm 10\% \\ \mbox{unless otherwise specified} \end{array} , \label{eq:condition}$		Device type	Limits		Unit
					Min	Max	
Input low voltage	V _{IL}		1, 2, 3	All		0.7	V
Input high voltage (except XTAL2, RST)	V _{IH}		1, 2, 3	All	2.2		V
Input high voltage to XTAL2, RST	V _{IH1}	$XTAL1 = V_{SS}$	1, 2, 3	All	2.5		V
Output low voltage ports 1, 2, 3	V _{OL}	I _{OL} = 1.2 mA	1, 2, 3	All		0.45	V
Output <u>low v</u> oltage port 0 ALE, PSEN	V _{OL1}	I _{OL} = 2.8 mA	1, 2, 3	All		0.60	V
		I _{OL} = 2.4 mA				0.45	
Output high voltage ports 1, 2, 3	V _{OH}	I _{OH} = -60 μA	1, 2, 3l	All	2.4		V
Output high voltage port 0 (in e <u>xternal</u> bus mode), ALE, PSEN	V _{OH1}	I _{OH} = -300 μA	1, 2, 3	All	2.4		V
Logical 0 input current P1, P2, P3	IIL	V _{IN} = 0.45 V	1, 2, 3	All		-500	μΑ
L <u>og</u> ical 0 input current to EA/V _{PP}	I _{IL1}	V _{IN} = 0.45 V	1, 2, 3	All		-15	mA
Logical 0 input current to XTAL2	I _{IL2}	$XTAL1 = V_{SS}, V_{IN} = 0.45 V$	1, 2, 3	All		-4.5	mA
Input leakage current to port 0	ILI	$0.45 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CC}}$	1, 2, 3	All		±125	μΑ
Logical input current to EA/V _{PP}	I _{IH}	V _{IN} = 2.4 V	1, 2, 3	All		500	μA
Input current to RST/V _{PD} to activate reset	I _{IH1}	$V_{IN} < (V_{CC} - 1.5 V)$	1, 2, 3	All		500	μΑ
Power supply current	I _{cc}	$\frac{AII}{EA} = V_{CC}$	1, 2, 3	All		275	mA
Capacitance of I/O buffers	C _{I/O}	fc = 1 MHz, T_c = +25°C See 4.3.1c	4	All		30	pF

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 5

		TABLE I. Electrical performa	ance character	istics – (Continued.					
Test	Symbol	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Group A subgroups	Device type	e Lin	Limits		Limits <u>2</u> /		
					Min	Max	Min	Max		
Oscillator period	t _{CLCL}		9, 10, 11	01	125	286	t _{CLCL}	t _{CLCL}	ns	
		C_L (Port 0, ALE, PSEN) =		02	83	286	t _{CLCL}	t _{CLCL}		
High time <u>1/3/</u>	t _{CHCX}	100 pF	9, 10, 11	All	20		20		ns	
Low time 1/3/	t _{CLCX}	C_L (all others) = 80 pF	9, 10, 11	All	20		20		ns	
Rise time <u>1/3/</u>	t _{CLCH}	f _{MAX} = 8 MHz device 01	9, 10, 11	All		20		20	ns	
Fall time <u>1/3</u> /	t _{CHCL}	$f_{MAX} = 12 \text{ MHz}$ device 02	9, 10, 11	All		20		20	ns	
ALE pulse width	t _{LHLL}	See figures 3 and 4 <u>4</u> /	9, 10, 11	01	195		2t _{CLCL} -55		ns	
				02	112		2t _{CLCL} -55			
Address valid to ALE	t _{AVLL}		9, 10, 11	01	70		t _{CLCL} -55		ns	
				02	28		t _{CLCL} -55			
Address hold after ALE	t _{LLAX}	1	9, 10, 11	01	75		t _{CLCL} -50		ns	
				02	33		t _{CLCL} -50			
ALE to valid instr in	t _{LLIV}		9, 10, 11	01		335		4t _{CLCL} -165	ns	
				02		168		4t _{CLCL} -165		
ALE to PSEN	t _{LLPL}		9, 10, 11	01	85		t _{CLCL} -40		ns	
				02	43		t _{CLCL} -40			
PSEN pulse	t _{PLPH}		9, 10, 11	01	300		3t _{CLCL} -75		ns	
width				02	175		3t _{CLCL} -75			
PSEN to valid	t _{PLIV}		9, 10, 11	01		210		3t _{CLCL} -165	ns	
				02		85		3t _{CLCL} -165		
Input instr hold after PSEN	t _{PXIX}	-	9, 10, 11	All	0		0		ns	
Input <u>instr flo</u> at after PSEN <u>1</u> /	t _{PXIZ}		9, 10, 11	01		90		t _{CLCL} -35	ns	
				02		48	4	t _{CLCL} -35		
PSEN to address	t _{PXAV}		9, 10, 11	01	100		t _{CLCL} -25		ns	
valid				02	58		t _{CLCL} -25			
See footnotes at er	d of table.									
MICF	STANI		SIZE A					8419	0	
DEFENSE	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990			R		VISION LEVEL SHEE D			ET 6	

		TABLE I. Electrical perform	mance characte	eristics -	Continued	ł			
Test	Symbol	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Group A subgroups	Device type	e Lir	Limits		Limits <u>2</u> /	
					Min	Max	Min	Max	
Address to valid instr in	t _{AVIV}	C_{L} (Port 0, ALE, \overline{PSEN}) =	9, 10, 11	01		460		5t _{CLCL} -165	ns
		100 pF		02		252		5t _{CLCL} -165	
Address float to PSEN <u>1</u> /	t _{AZPL}	C _L (all others) = 80 pF f _{MAX} = 8 MHz device 01	9, 10, 11	All	0		0		ns
RD pulse width	t _{RLRH}	$f_{MAX} = 12$ MHz device 02 See figures 3 and 4 <u>4</u> /	9, 10, 11	01	650		6t _{CLCL} -100		ns
				02	400		6t _{CLCL} -100		
WR pulse width	t _{WLWH}		9, 10, 11	01	650		6t _{CLCL} -100		ns
				02	400		6t _{CLCL} -100		
Address hold after ALE	t _{LLAX}		9, 10, 11	01	75		t _{CLCL} -50		ns
				02	33		t _{CLCL} -50		
RD to valid data	t _{RLDV}		9, 10, 11	01		440		5t _{CLCL} -185	ns
in				02		232		5t _{CLCL} -185	
Data hold after RD	t _{RHDX}		9, 10, 11	All	0		0		ns
Data float after RD <u>1</u> /	t _{RHDZ}		9, 10, 11	01		165		2t _{CLCL} -85	ns
				02		82		2t _{CLCL} -85	
ALE to valid data in	t _{LLDV}		9, 10, 11	01		830		8t _{CLCL} -170	ns
				02		496		8t _{CLCL} -170	
Address to valid data in	t _{AVDV}		9, 10, 11	01		940		9t _{CLCL} -185	ns
				02		565		9t _{CLCL} -185	
ALE to WR or	t _{LLWL}		9, 10, 11	01	310	440	3t _{CLCL} -65	3t _{CLCL} +65	ns
RD		_		02	185	315	3t _{CLCL} -65	3t _{CLCL} +65	
Add <u>res</u> s to WR	t _{AVWL}		9, 10, 11	01	355		4t _{CLCL} -145		ns
or RD		-		02	188		4t _{CLCL} -145		
Data valid to WR transition	t _{QVWX}		9, 10, 11	01	40		t _{CLCL} -85		ns
				02	0		t _{CLCL} -85		
See footnotes at e	end of table.								
			SIZE A					8419)
DEFENS	E SUPPLY (JIT DRAWING CENTER COLUMBUS HIO 43218-3990		R	EVISION L	EVEL D	SF	IEET 7	
DSCC FORM 2234	, ·					2		1	

	TABLE I. Electrical performance characteristics – Continued.								
Test	Symbol	$\begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ V_{CC} = 5.0 \ V \ \pm10\% \\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Lin	nits	Lim	its <u>2</u> /	Unit
					Min	Max	Min	Max	
<u>Data</u> setup to WR high	t _{QVWH}	$C_{\rm r}$ (Dort 0, ALE DSEN) –	9, 10, 11	01	800		7t _{CLCL} -75		ns
		C _L (Port 0, ALE, PSEN) = 100 pF		02	508		7t _{CLCL} -75		
D <u>ata</u> held after WR	t _{WHQX}	C _L (all others) = 80 pF f _{MAX} = 8 MHz device 01	9, 10, 11	01	60		t _{CLCL} -65		ns
		f _{MAX} = 12 MHz device 02		02	18		t _{CLCL} -65		
RD low to address float <u>1</u> /	t _{RLAZ}	See figures 3 and 4 <u>4</u> /	9, 10, 11	All	0		0		ns
 RD or WR high	t _{WHLH}		9, 10, 11	01	60	190	t _{CLCL} -65	t _{CLCL} +65	ns
to ALE high				02	18	148	t _{CLCL} -65	t _{CLCL} +65	

1/ Tested only initially and after any design changes.

2/ Variable oscillator equations provided for design purposes.

- $\underline{3}$ / Required external clock drive characteristics (XTAL2).
- <u>4</u>/ AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	8

Device types		All	
Case outline		Q	
Terminal numbers	Terminal symbols	Terminal numbers	Terminal symbols
1	P1.0	21	P2.0
2	P1.1	22	P2.1
3	P1.2	23	P2.2
4	P1.3	24	P2.3
5	P1.4	25	P2.4
6	P1.5	26	P2.5
7	P1.6	27	P2.6
8	P1.7	28	P2.7
9	RST	29	PSEN
10	P3.0/RXD	30	ALE/PROG
11	P3.1/TXD	31	EA/V _{PP}
12	P3.2/INT0	32	P0.7
13	P3.3/INT1	33	P0.6
14	P3.4/T0	34	P0.5
15	P3.5/T1	35	P0.4
16	P3.6/WR	36	P0.3
17	P3.7/RD	37	P0.2
18	XTAL2	38	P0.1
19	XTAL1	39	P0.0
20	V _{SS}	40	V _{cc}

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	9


Device types	All			
Case outline		Y		
Terminal numbers	Terminal symbols	Terminal numbers	Terminal symbols	
1	NC	23	NC	
2	P1.0	24	P2.0	
3	P1.1	25	P2.1	
4	P1.2	26	P2.2	
5	P1.3	27	P2.3	
6	P1.4	28	P2.4	
7	P1.5	29	P2.5	
8	P1.6	30	P2.6	
9	P1.7	31	P2.7	
10	RST	32	PSEN	
11	P3.0/RXD	33	ALE/PROG	
12	NC	34	NC	
13	P3.1/TXD	35	EA/V _{PP}	
14	P3.2/INT0	36	P0.7	
15	P3.3/INT1	37	P0.6	
16	P3.4/T0	38	P0.5	
17	P3.5/T1	39	P0.4	
18	P3.6/WR	40	P0.3	
19	P3.7/RD	41	P0.2	
20	XTAL2	42	P0.1	
21	XTAL1	43	P0.0	
22	V _{SS}	44	V _{cc}	


NC = No connection

FIGURE 1. <u>Terminal connections</u> – Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	10








PROGRAMMING




PROGRAM VERIFICATION




APR 97

SECURITY BIT PROGRAMMING







4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps.
 - (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.10.2). The remaining cells shall provide a worst case speed pattern.
 - (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
 - (3) Perform a margin test using Vm = +5.9 V at +25°C using loose timing (i.e., $T_{ACC} = 1 \mu s$).
 - (4) Perform dynamic burn-in (see 4.2a).
 - (5) Margin at Vm = 5.9 V.
 - (6) Perform electrical tests (see 4.2).
 - (7) Erase (see 3.10.1), except devices submitted for groups A, B, C, and D testing.
 - (8) Verify erasure (see 3.10.3).

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero failures shall be required.
- d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
- e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved source of supply.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I) <u>1/ 2/ 3/ 4/</u>
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 8A, 10 or 1, 2, 3

1/ * PDA applies to subgroup 1.

- $\frac{2}{2}$ Any or all subgroups may be combined when using a high speed tester.
- 3/ Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set.
- 4/ For all electrical tests, the device shall be programmed to the pattern specified (see 4.3.1d)* PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - (4) All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.

4.4 <u>Erasing procedure</u>. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 mm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm². An example of an ultraviolet source which can erase the device in 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch from the lamp tubes. After erasures, all bits are in the high state.

4.5 <u>Programming procedures for method A</u>. The programming characteristics in table III and the following procedures shall be used for programming the device.

- a. Connect the device in the electrical configuration (see figure 5) for programming the waveforms of figure 6 and programming characteristics of table III shall apply.
- b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	17

		1		T	
Parameter	Symbol	Conditions	Min	Max	Units
Programming supply voltage	V _{PP}	$V_{\rm CC} = 5.0 \text{ V} \pm 10\%$	20.5	21.5	V
Programming current	I _{PP}	T _C = +25°C		30.0	mA
Oscillator frequency	1/t _{CLCL}		4.0	6.0	MHz
Address setup to PROG	t _{AVGL}		48t _{CLCL}		ns
Address hold after PROG	t _{GHAX}		48t _{CLCL}		ns
Data setup to PROG	t _{DVGL}		48t _{CLCL}		ns
Data hold after PROG	t _{GHDX}		48t _{CLCL}		ns
ENABLE high to V _{PP}	t _{EHSH}		48t _{CLCL}		ns
V _{PP} setup to PROG	t _{SHGL}		10.0		μs
V _{PP} hold after PROG	t _{GHSL}		10.0		μS
PROG width	t _{GLGH}		45.0	55.0	ms
Address to data valid	t _{AVQV}			48t _{CLCL}	ns
ENABLE to data valid	t _{ELQV}			48t _{CLCL}	ns
Data float after ENABLE	t _{EHQZ}		0	48t _{CLCL}	ns

TABLE III. Programming characteristics.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	18

6.6 <u>Symbols, definitions, and functional descriptions</u>. The symbol, definitions, and functional description for this device shall be as follows:

- Port 0 Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory. It also receives the instruction bytes during EPROM programming, and outputs instruction bytes during program verification. (External pull-ups are required during program verification). Port 0 can sink (and in bus operations can source) eight LS TTL inputs.
- Port 1 Port 1 is an 8-bit bidirectional I/O port with internal pullups. It receives the low-order address byte during EPROM programming and program verification. Port 1 can sink/source four LS TTL inputs.
- Port 2 Port 2 is an 8-bit bidirectional I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. It also receives the high-order address bits during EPROM programming and program verification. Port 2 can sink/source four LS TTL inputs.
- Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pullups. It also serves the functions of various special features as listed below:

Port pin	Alternate function
P3.0 P3.1	RXD (serial input port) TXD (serial output port)
P3.2	INT0 (external interrupt)
P3.3 P3.4	INT1 (external interrupt) T0 (timer/counter 0 external input)
P3.5	T1 (timer/counter 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 can sink/source four LS TTL inputs

- RST A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor (8.2 k Ω) from RST to V_{SS} permits power-on reset when a capacitor (10 μ F) is also connected from this pin to V_{CC}.
- ALE/PROG Address latch enable output for latching the low byte of the address during accesses to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during external data memory access at which time one <u>ALE pulse</u> is skipped. ALE can sink/source 8 LS TTL inputs. This pin is also the program pulse input (PROG) during EPROM programming.
- PSEN Program store enable output is the read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory. (However, even when executing out of external program memory two activations of PSEN are skipped during each access to external data memory). PSEN is not activated during fetches from internal program memory. PSEN can sink/source 8 LS TTL inputs.
- EA/VPPWhen EA is held high, the device executes out of internal program memory (unless the program counter
exceeds 0FFFH). When EA is held low, the device executes only out of external program memory. This
pin also receives the 21 V programming supply voltage (VPP) during EPROM programming. This pin
should not be floated during normal operation.
- XTAL1 Input to the inverting amplifier that forms the oscillator, XTAL1 should be grounded when an external oscillator is used.
- XTAL2 Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84190
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	19

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-04-11

Approved sources of supply for SMD 84190 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit	Vendor CAGE	Vendor similar
drawing PIN <u>1</u> /	number	PIN <u>2</u> /
8419001QA	3V146	8751H-8/BQA
	07110	MC8751H-8/BQA
8419001YA	3V146	8751H-8/BYA
	01110	MR8751H-8/BYA
8419002QA	3V146	8751H/BQA
8419002YA	3V146	8751H/BYA

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

3V146

Rochester Electronics Inc. 10 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.