

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Update vendor's part number. Change to military drawing format. Editorial changes throughout.	87-07-07	M. A. Frye
B	Made technical changes to table I. Added device types 07, 08, and 09 for vendor CAGE 34335. Changes to figures 4, 5, 6. Changes to 4.3.2 and 6.4. Corrected CAGE code on front page. Editorial changes throughout.	89-06-13	M. A. Frye
C	Boilerplate update, part of 5 year review. ksr	05-08-31	Raymond Monnin
D	Updated body of drawing to reflect current requirements. - glg	11-03-08	Charles Saffle

CURRENT CAGE CODE 67268

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED


REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	REV	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13						

PMIC N/A	PREPARED BY Sandra Rooney	<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil</p>																		
<p align="center">STANDARD MICROCIRCUIT DRAWING</p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY D. A. DiCenzo																			
	APPROVED BY Don Cool	<p align="center">MICROCIRCUIT, MEMORY, DIGITAL, BIPOLAR 64-BIT RAM, MONOLITHIC SILICON</p>																		
	DRAWING APPROVAL DATE 25 March 1986																			
	REVISION LEVEL D	SIZE A	CAGE CODE 14933	86051																
		SHEET	1 OF 13																	

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit</u>	<u>Access time</u>
01	27S02	64-Bit Schottky bipolar RAM, open collector outputs	50
02	27S02A	64-Bit Schottky bipolar RAM, open collector outputs	30
03	27LS02	64-Bit Low power schottky bipolar RAM, open collector outputs	65
04	27S03	64-Bit Schottky bipolar RAM, three-state outputs	50
05	27S03A	64-Bit Schottky bipolar RAM, three-state outputs	30
06	27LS03	64-Bit Low power schottky bipolar RAM, three-state outputs	65
07	27S02-20	64-Bit Schottky bipolar RAM, open collector outputs	20
08	27S03-20	64-Bit Schottky bipolar RAM, three-state outputs	20
09	27LS03-30	64-Bit Low power Schottky bipolar RAM, three-state outputs	30

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line package
F	GDFP2-F16 or CDFP3-F16	16	Flat package
2	CQCC1-N20	20	Square-chip carrier package

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

- Supply voltage range-0.5 V dc to +7.0 V dc
- Input voltage range-0.5 V dc to +5.5 V dc
- Storage temperature range-65°C to +150°C
- Maximum power dissipation (P_D) ^{1/} 1.6 W
- Lead temperature (soldering, 10 seconds)..... +300°C
- Thermal resistance, junction-to-case (θ_{JC}):
- Cases E, F and 2 See MIL-STD-1835
- Junction temperature (T_J).....+175°C
- DC input current-30 mA to +5 mA

1.4 Recommended operating conditions.

- Supply voltage range (V_{CC})4.5 V dc minimum to 5.5 V dc maximum
- Minimum high-level input voltage (V_{IH}).....2.0 V dc
- Maximum low-level input voltage (V_{IL}).....0.8 V dc
- Case operating temperature range (T_C).....-55°C to +125°C

^{1/} Must withstand the added P_D due to short circuit test (e.g., I_{OS}).

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth table. The truth table shall be as specified on figure 2.

3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 3

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V dc ≤ V _{CC} ≤ 5.5 V dc unless otherwise specified		Group A sub- groups	Device type	Limits		Unit
						Min	Max	
Output high voltage	V _{OH}	V _{CC} = min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -2.0 mA	1,2,3	All	2.4		V
Output low voltage	V _{OL}	V _{CC} = min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16 mA	1,2,3	01,02, 04,05, 07,08		450	mV
			I _{OL} = 20 mA				500	
			I _{OL} = 10 mA				500	
			I _{OL} = 8 mA				450	
Input high level voltage	V _{IH}	Guaranteed input logical high <u>1</u> / voltage for all inputs		1,2,3	All	2.0		V
Input low level voltage	V _{IL}	Guaranteed input logical low <u>1</u> / voltage for all inputs		1,2,3	All		0.8	V
Input low current	I _{IL}	V _{CC} = max V _{IN} = 0.40 V	<u>WE</u> , D ₀ -D ₃ , A ₀ -A ₃ , CS	1,2,3	All		-250	μA
Input high current	I _{IH}	V _{CC} = max, V _{IN} = 2.7 V		1,2,3	All		10	μA
Output short circuit current	I _{OS}	V _{CC} = max V _{OUT} = 0.0 V <u>2</u> / 		1,2,3	All	-20	-90	mA
Power supply current	I _{CC}	All inputs = GND V _{CC} = max		1,2,3	01,02, 04,05, 07,08 03,06 09		105	mA
							38	
Input clamp voltage	V _{CL}	V _{CC} = min, I _{IN} = -18 mA		1,2,3	All		-1.2	V

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

86051

REVISION LEVEL
D

SHEET
4

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V dc ≤ V _{CC} ≤ 5.5 V dc unless otherwise specified	Group A sub- groups	Device type	Limits		Unit
					Min	Max	
Output leakage current	I _{CEX}	V _{CS} = V _{IH} or V _{WE} = V _{IL} V _{OUT} = 2.4 V	1,2,3	All		40	μA
		V _{CS} = V _{IH} or V _{WE} = V _{IL} V _{OUT} = 0.4 V		All	-40		
Delay from address to output	t _{PLH(A)} t _{PHL(A)}	See figures 4 and 6 <u>3/</u>	9,10,11	01,04		50	ns
				02,05 09		30	
				03,06		65	
				07,08		20	
Delay from chip select (LOW) to active output and correct data	t _{PZH(CS)} t _{PZL(CS)}	See figures 4 and 6 <u>4/ 5/</u>	9,10,11	01,04		25	ns
				02,05, 07,08, 09		20	
				03,06		35	
Delay from write enable (HIGH) to active output and correct data (write recovery) <u>6/</u>	t _{PZH(WE)} t _{PZL(WE)}	See figures 4 and 5 <u>4/ 5/</u>	9,10,11	01,04		40	ns
				02,05		25	
				03,06		35	
				07,08, 09		15	
Setup time address (prior to initiation of write)	t _{s(A)}	See figures 4 and 5	9,10,11	All	0		ns
Hold time address (after termination of write)	t _{h(A)}	See figures 4 and 5	9,10,11	All	0		ns
Setup time data input (prior to termination of write)	t _{s(DI)}	See figures 4 and 5	9,10,11	09		30	ns
				01,02, 04,05		25	
				03,06		55	
				07,08		20	
Hold time data input (after termination of write)	t _{h(DI)}	See figures 4 and 5	9,10,11	All	0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V dc ≤ V _{CC} ≤ 5.5 V dc unless otherwise specified	Group A sub- groups	Device type	Limits		Unit
					Min	Max	
Min write enable pulse width to insure write	t _{pw} (\overline{WE})	See figures 4 and 5	9,10,11	09	30	ns	
				01,02, 04,05	25		
				03,06	55		
				07,08	20		
Delay from chip select (HIGH) to inactive output (HI-Z)	t _{PHZ} (\overline{CS}) t _{PLZ} (\overline{CS})	See figures 4 and 6 <u>4/ 5/</u>	9,10,11	01,04, 09	25	ns	
				02,05, 07,08	20		
				03,06	35		
Delay from write enable (LOW) to inactive output (HI-Z)	t _{PLZ} (\overline{WE}) t _{PHZ} (\overline{WE})	See figures 4 and 5 <u>4/ 5/</u>	9,10,11	01,03, 04,06	35	ns	
				02,05, 09	25		
				07,08	20		

- 1/ These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 2/ Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3/ Parameters t_{PLH(A)} and t_{PHL(A)} are tested with S1 closed and CL = 30 pF with both input and output timing referenced to 1.5 V.
- 4/ For open collector, all delays from Write Enable (\overline{WE}) or Chip Select (\overline{CS}) inputs to the Data Output (D_{OUT}), t_{PLZ}(\overline{WE}), t_{PLZ}(\overline{CS}), t_{PZL}(\overline{WE}), and t_{PZL}(\overline{CS}) are measured with S1 closed and C1 = 30 pF; and with both the input and output timing referenced to 1.5 V.
- 5/ For 3-state output, t_{PZH}(\overline{WE}) and t_{PZH}(\overline{CS}) are measured with S1 open, CL = 30 pF and with both the input and output timing referenced to 1.5 V. Parameters t_{PZL}(\overline{WE}) and t_{PZL}(\overline{CS}) are measured with S1 closed, CL = 30 pF and with both the input and output timing referenced to 1.5 V. Parameters t_{PHZ}(\overline{WE}) and t_{PHZ}(\overline{CS}) are measured with S1 open and CL < 5 pF and are measured between the 1.5 V level on the input and the V_{OH} = -500 mV level on the output. Parameters t_{PLZ}(\overline{WE}) and t_{PLZ}(\overline{CS}) are measured with S1 closed CL ≤ 5 pF and are measured between the 1.5 V level on the input and the V_{OL} = +500 mV level on the output.
- 6/ Output is preconditioned to data in (inverted) during write to ensure correct data is present on all outputs when write is terminated. (No write recovery glitch).

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 6

Device Types	All	
Case Outlines	E and F	2
Terminal Number	Terminal Symbol	
1	A ₀	NC
2	\overline{CS}	A ₀
3	\overline{WE}	\overline{CS}
4	D ₀	\overline{WE}
5	\overline{O}_0	D ₀
6	D ₁	\overline{O}_0
7	\overline{O}_1	D ₁
8	GND	\overline{O}_1
9	\overline{O}_2	NC
10	D ₂	GND
11	\overline{O}_3	NC
12	D ₃	\overline{O}_2
13	A ₃	D ₂
14	A ₂	\overline{O}_3
15	A ₁	NC
16	V _{CC}	D ₃
17	---	A ₃
18	---	A ₂
19	---	A ₁
20	---	V _{CC}

FIGURE 1. Terminal connections.

Input		Data output status $\overline{O}_0 - \overline{O}_3$	Mode
\overline{CS}	\overline{WE}		
L	L	Output disabled	Write
L	H	Selected word (inverted)	Read
H	X	Output disabled	Deselect

H = HIGH L = LOW X = Don't Care

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 7




FIGURE 3. Logic diagram.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990


SIZE
A

86051


REVISION LEVEL
D

SHEET
8

SWITCHING TEST
CIRCUIT



SWITCHING TEST
WAVEFORM



Device	R1	R2
01, 02 04, 05 07, 08	300 Ω	600 Ω
03, 06 09	600 Ω	1200 Ω

FIGURE 4. Switching test circuit and waveform.


**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

86051

REVISION LEVEL
D


SHEET
9



NOTE: Write cycle time. The cycle is initiated by an address change. After $t_{s(A)}$ minimum the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h(A)}$ minimum must be allowed before the address may be changed again. The output will be inactive (floating for the O_4 , O_5 , O_6 , O_8 , and O_9) while the write enable is LOW.

FIGURE 5. Write mode switching waveform.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 10



NOTE: Switching delays from address and chip select inputs to the data output. For the O₄, O₅, O₆, O₈, and O₉ device types disabled output is "OFF", represented by a single center line. For the O₁, O₂, O₃, and O₇ device types a disabled output is HIGH.

FIGURE 6. Read mode switching waveform.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 11

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) $T_A = +125^\circ\text{C}$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) $T_A = +125^\circ\text{C}$, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 12

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8A, 8B, 9, 10**, 11**
Group A test requirements (method 5005)	1, 2, 3, 7***, 8A***, 8B***, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroups 1.

** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

*** See 4.3.1c

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		86051
		REVISION LEVEL D	SHEET 13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-03-08

Approved sources of supply for SMD 86051 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.dsccl.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
8605101EA	<u>3</u> /	AM27S02/BEA
8605101FA	<u>3</u> /	AM27S02/BFA
86051012A	<u>3</u> /	AM27S02/B2A
8605102EA	<u>3</u> /	AM27S02A/BEA
8605102FA	<u>3</u> /	AM27S02A/BFA
86051022A	<u>3</u> /	AM27S02A/B2A
8605103EA	<u>3</u> /	AM27LS02/BEA
8605103FA	<u>3</u> /	AM27LS02/BFA
86051032A	<u>3</u> /	AM27LS02/B2A
8605104EA	0DKS7 <u>3</u> /	GEM13404QEA AM27S03/BEA
8605104EC	0DKS7	GEM13404QEC
86051042A	0DKS7 <u>3</u> /	GEM13404Q2A AM27S03/B2A
86051042C	0DKS7	GEM13404Q2C
8605104FA	0DKS7 <u>3</u> /	GEM13404QFA AM27S03/BFA
8605104FC	0DKS7	GEM13404QFC
8605105EA	<u>3</u> /	AM27S03A/BEA
8605105FA	<u>3</u> /	AM27S03A/BFA
86051052A	<u>3</u> /	AM27S03A/B2A
8605106EA	0DKS7 <u>3</u> /	GEM31606QEA AM27LS03/BEA
8605106EC	0DKS7	GEM31606QEC

See notes at end of table.

STANDARD MICROCIRCUIT DRAWING BULLETIN – Continued.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
8605106FA	0DKS7 <u>3/</u>	GEM31606QFA AM27LS03/BFA
8605106FC	0DKS7	GEM31606QFC
86051062A	<u>3/</u>	AM27LS03/B2A
8605107EA	<u>3/</u>	AM27S02-20/BEA
8605107FA	<u>3/</u>	AM27S02-20/BFA
86051072A	<u>3/</u>	AM27S02-20/B2A
8605108EA	<u>3/</u>	AM27S03-20/BEA
8605108FA	<u>3/</u>	AM27S03-20/BFA
86051082A	<u>3/</u>	AM27S03-20/B2A
8605109EA	<u>3/</u>	AM27LS03-30/BEA
8605109FA	<u>3/</u>	AM27LS03-30/BFA
86051092A	<u>3/</u>	AM27LS03-30/B2A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE
number

0DKS7

Vendor name
and address

Sarnoff, David Research Center
201 Washington Road
Princeton, NJ 08540-6449

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.