| REVISIONS |  |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| LTR | DESCRIPTION | DATE (YR-MO-DA) | APPROVED |  |  |  |
| A | Technical changes were made in table I, Editorial changes throughout. | $90-08-15$ | William K. Heckman |  |  |  |
| B | Changes in accordance with NOR 5962-R023-92. | $91-10-30$ | Monica L.Poelking |  |  |  |
| C | Changes in accordance with NOR 5962-R189-93. | $93-07-07$ | Joe Dupay |  |  |  |
| D | Add devices 03, 04, 05, and 06. Editorial changes throughout. | $94-11-26$ | Monica L.Poelking |  |  |  |
| E | Changes in accordance with NOR 5962-R001-01. - LTG | $00-12-21$ | Thomas M. Hess |  |  |  |
| F | Update boilerplate to the requirements of MIL-PRF-38535. Editorial changes <br> throughout. - TVN | $01-12-03$ | Thomas M. Hess |  |  |  |
| G | Update boilerplate to current MIL-PRF-38535 requirements. - CFS | $07-06-26$ | Thomas M. Hess |  |  |  |
| H | Update boilerplate to current MIL-PRF-38535 requirements. - PHN | $12-04-16$ | Thomas M. Hess |  |  |  |


| REV | H | H | H | H | H | H | H |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHEET | 35 | 36 | 37 | 38 | 39 | 40 | 41 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| REV | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| SHEET | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
| REV STATUS OF SHEETS |  |  |  | REV |  |  | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
|  |  |  |  | SHEET |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| PMIC N/A |  |  |  | PREPARED BYTim Noh |  |  |  |  |  | DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990$\qquad$ |  |  |  |  |  |  |  |  |  |  |
| STANDARD MICROCIRCUIT DRAWING <br> THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE |  |  |  | CHECKED BY Tim Noh |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | APPROVED BY William K.Heckman |  |  |  |  |  | MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROPROCESSOR, MONOLITHIC SILICON |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | DRAWING APPROVAL DATE <br> 89-02-16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| AMSC N/A |  |  |  | REVISION LEVEL |  |  |  |  |  | SIZE <br> A |  | $\begin{gathered} \text { CAGE CODE } \\ 67268 \end{gathered}$ |  |  | 5962-88501 |  |  |  |  |  |
|  |  |  |  | SHEET | 1 |  | OF |  | 41 |  |  |  |  |

1. SCOPE
1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes $Q$ and M ) and space application (device class V ). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type
01
02
03
04
05
06

Generic number
M80C186
M80C186
M80C186XL
M80C186XL
M80C186XL
M80C186XL

Frequency

| 10 | MHz |
| :--- | :--- |
| 12.5 | MHz |
| 20 | MHz |
| 16 | MHz |
| 12.5 | MHz |
| 10 | MHz |

## Circuit function

16-bit CHMOS microprocessor 16-bit CHMOS microprocessor 16-bit CHMOS microprocessor 16-bit CHMOS microprocessor 16-bit CHMOS microprocessor 16-bit CHMOS microprocessor
1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class
M

Q or V

## Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, nonJAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535
1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator |  | Terminals |  |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  | Package style |  |
| Y | See figure 1 |  | 68 |  |
| Z | CMGA3-P68 | 68 |  | Ceramic quad flatpack |
|  |  |  |  | Pin grid array |

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M .

| SIZE <br> A |  | $5962-88501$ |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | $H$ | 2 |

### 1.3 Absolute maximum ratings

Voltage on any pin (referenced to GND) ................................................................. -1.0 V dc to +7.0 V dc
Maximum power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) .............................................................................. 1 W
Storage temperature range ....................................................................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Thermal resistance, junction-to-case ( $\theta_{\mathrm{Jc}}$ ):
Case Y........................................................................................................................... $13^{\circ} \mathrm{C} / \mathrm{W}$
Case Z................................................................................................................... See MIL-STD-1835
Junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ).......................................................................................... $+150^{\circ} \mathrm{C}$
Lead temperature (soldering, 5 seconds)................................................................. $+260^{\circ} \mathrm{C}$
1.4 Recommended operating conditions.

Supply voltage range $\left(\mathrm{V}_{\mathrm{Cc}}\right)$ :
Device types 01, $02 \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$
4.75 V dc to 5.25 V dc
Device types 03-06............................................................................................ 4.5 V dc to 5.5 V dc
Frequency of operation:
Device type 01....................................................................................................... 10 MHz
Device type 02...................................................................................................... 12.5 MHz
Device type 03........................................................................................................ 20 MHz
Device type 04...................................................................................................... 16 MHz
Device type 05.................................................................................................... 12.5 MHz
Device type 06........................................................................................................ 10 MHz

2. APPLICABLE DOCUMENTS
2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS

$$
\begin{array}{lll}
\text { MIL-STD-883 } & -\quad \text { Test Method Standard Microcircuits. } \\
\text { MIL-STD-1835 } & -\quad \text { Interface Standard Electronic Component Case Outlines. }
\end{array}
$$

## DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.
(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET |
|  |  |  |

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes $Q$ and $V$ or MIL-PRF-38535, appendix A and herein for device class M.
3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 and figure 1 herein.
3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4.
3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes $Q$ and $V$ shall be in accordance with MIL-PRF-38535. Marking for device class $M$ shall be in accordance with MIL-PRF-38535, appendix A.
3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.
3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.
3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> $H$ | SHEET |
|  |  | 4 |

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+1 \overline{25^{\circ}} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Low level input voltage, except X1 | VIL |  | All | 1, 2, 3 | -0.5 | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{cc}}- \\ 0.3 \end{gathered}$ | V |
| High level input voltage, all except $\mathrm{X} 1, \overline{\mathrm{RES}}$ | $\mathrm{V}_{\mathrm{IH} 1}$ |  | 01, 02 | 1, 2, 3 | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{cc}} \\ +1.1 \end{gathered}$ | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
|  |  |  | 03-06 |  | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{CC}} \\ +0.9 \end{gathered}$ | $\mathrm{V}_{\mathrm{cc}}+0.5$ |  |
| High level input voltage, at RES | $\mathrm{V}_{\mathbf{1 H 2}}$ |  | All | 1, 2, 3 | 3.0 | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
| High level input voltage, at ARDY/SRDY | $\mathrm{V}_{\mathrm{IH} 3}$ |  | 01, 02 | 1, 2, 3 | $\begin{gathered} 0.2 \mathrm{~V}_{\mathrm{cc}} \\ +1.3 \end{gathered}$ | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
| Low level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.5 \mathrm{~mA} \text { for } \overline{\mathrm{SO}}-\overline{\mathrm{S} 2} \\ & \mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA} \text { for all other outputs } \end{aligned}$ | All | 1, 2, 3 |  | 0.45 | V |
| High level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ at $0.8 \mathrm{~V}_{\mathrm{CC}}$ | 01, 02 | 1, 2, 3 | 0.8 V cc | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \underline{2} / \end{aligned}$ | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ | 03-06 |  | $\mathrm{V}_{\mathrm{Cc}}-0.5$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \underline{2 / /} \end{aligned}$ |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-2.4 \mathrm{~mA}$ at 2.4 V | All |  | 2.4 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \underline{2} \end{aligned}$ |  |
| Power supply current $\underline{3} /$ | Icc | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max} \quad \underline{4}$ | 01 | 1, 2, 3 |  | 140 | mA |
|  |  |  | 02 |  |  | 160 |  |
|  |  |  | 03 |  |  | 100 |  |
|  |  |  | 04 |  |  | 90 |  |
|  |  |  | 05 |  |  | 80 |  |
|  |  |  | 06 |  |  | 70 |  |
| Input leakage current | IIL | $0.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}$ | All | 1, 2, 3 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Output leakage current | loL | $\begin{aligned} & 0.45 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}} \quad \underline{5} / \\ & \text { At } 0.5 \mathrm{MHz} \end{aligned}$ | All | 1, 2, 3 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Low level clock output voltage | $\mathrm{V}_{\text {clo }}$ | $\mathrm{I}_{\text {clo }}=4.0 \mathrm{~mA}$ | 01, 02 | 1, 2, 3 |  | 0.5 | V |
|  |  |  | 03-06 |  |  | 0.45 |  |
| High level clock output voltage | $\mathrm{V}_{\text {CHO }}$ | $\mathrm{I}_{\text {CHO }}=-500 \mu \mathrm{~A}$ | 01, 02 | 1, 2, 3 | 0.8 V cc |  | V |
|  |  |  | 03-06 |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ |  |  |
| Low level clock input voltage (X1) | $\mathrm{V}_{\text {CLI }}$ |  | All | 1, 2, 3 | -0.5 | +0.6 | V |
| High level clock input voltage (X1) | $\mathrm{V}_{\mathrm{CHI}}$ |  | All | 1, 2, 3 | 3.9 | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |

See footnotes at end of table.

| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET |
|  |  | 5 |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+1 \overline{25^{\circ}} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| Input capacitance | $\mathrm{CIN}_{\text {IN }}$ | $\begin{aligned} & \text { See 4.3.1c } \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | All | 4 |  | 10 | pF |
| I/O capacitance | $\mathrm{ClO}_{1}$ |  |  |  |  | 20 |  |
| Functional test |  | See 4.3.1d | All | 7, 8 |  |  |  |
| Data in set-up (A/D) | tovcl | See figure 4 | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| Data in hold (A/D) | tcldx |  | 01, 02 | 9, 10, 11 | 5 |  | ns |
|  |  |  | 03-06 |  | 3 |  |  |
| ARDY resolution transition set-up time 6/ | $\mathrm{t}_{\text {ARYCH }}$ |  | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| Asynchronous ready (ARDY) set-up time | $\mathrm{t}_{\text {ARYLCL }}$ |  | 01, 02 | 9, 10, 11 | 30 |  | ns |
|  |  |  | 03 |  | 15 |  |  |
|  |  |  | 04-06 |  | 25 |  |  |
| ARDY active hold time | tclarx |  | 01, 02 | 9, 10, 11 | 15 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| ARDY inactive hold time | taRYCHL |  | 01, 02 | 9, 10, 11 | 15 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| Synchronous ready (SRDY) transition set-up time | tsRYCL |  | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| SRDY transition hold time | tclsry |  | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| Hold set-up 6/ | $t_{\text {HVCL }}$ |  | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |

See footnotes at end of table.

| SIZE <br> $\mathbf{A}$ |  | $5962-88501$ |  |
| :---: | :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET 6 |  |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions $\quad \frac{1}{} /$$-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| $\mathrm{INT}_{\mathrm{x}}$, NMI, $\overline{\text { TEST }}$, TMRIN set-up time 6/ | tinvch | See figure 4 | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| DRQ0, DRQ1 set-up time 6/ | tinvcl |  | 01, 02 | 9, 10, 11 | 20 |  | ns |
|  |  |  | 03 |  | 10 |  |  |
|  |  |  | 04-06 |  | 15 |  |  |
| Address valid delay | tclav |  | 01 | 9, 10, 11 | 5 | 50 | ns |
|  |  |  | 02 |  | 5 | 37 |  |
|  |  |  | 03 |  | 1 | 27 |  |
|  |  |  | 04 |  | 1 | 33 |  |
|  |  |  | 05 |  | 3 | 36 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| Address hold | tclax |  | 01, 02 | 9, 10, 11 | 0 |  | ns |
|  |  |  | 03-06 |  | $0 \quad \underline{2 /}$ |  |  |
| Address float delay | tclaz |  | 01 | 9, 10, 11 | tclax | 30 | ns |
|  |  |  | 02 |  | tclax | 25 |  |
|  |  |  | 03-04 |  | tclax | 20 |  |
|  |  |  | 05 |  | tclax | 25 |  |
|  |  |  | 06 |  | tclax | 30 |  |
| Command lines float delay | $\mathrm{t}_{\mathrm{CHCZ}}$ |  | 01 | 9, 10, 11 |  | 40 | ns |
|  |  |  | 02 |  |  | 33 |  |
|  |  |  | 03 |  |  | 25 |  |
|  |  |  | 04 |  |  | 28 |  |
|  |  |  | 05 |  |  | 33 |  |
|  |  |  | 06 |  |  | 40 |  |
| $\begin{aligned} & \text { Command lines valid delay } \\ & \text { (after float) } \end{aligned}$ | tchcv |  | 01 | 9, 10, 11 |  | 45 | ns |
|  |  |  | 02 |  |  | 37 |  |
|  |  |  | 03 |  |  | 26 |  |
|  |  |  | 04 |  |  | 32 |  |
|  |  |  | 05 |  |  | 36 |  |
|  |  |  | 06 |  |  | 44 |  |

See footnotes at end of table.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | $\underset{\mathrm{H}}{\text { REVISION LEVEL }}$ | SHEET 7 |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| ALE width | tLHLL | See figure 4 | 01, 02 | 9, 10, 11 | tclcl-30 |  | ns |
|  |  |  | 03-06 |  | tclcl-15 |  |  |
| ALE active delay | $\mathrm{t}_{\text {chie }}$ |  | 01 | 9, 10, 11 |  | 30 | ns |
|  |  |  | 02 |  |  | 25 |  |
|  |  |  | 03-04 |  |  | 20 |  |
|  |  |  | 05 |  |  | 25 |  |
|  |  |  | 06 |  |  | 30 |  |
| ALE inactive delay | tchle |  | 01 | 9, 10, 11 |  | 30 | ns |
|  |  |  | 02 |  |  | 25 |  |
|  |  |  | 03-04 |  |  | 20 |  |
|  |  |  | 05 |  |  | 25 |  |
|  |  |  | 06 |  |  | 30 |  |
| Address hold to ALE inactive | tLLAX | See figure 4 | 01 | 9, 10, 11 | $\mathrm{t}_{\text {CHCL-20 }}$ |  | ns |
|  |  |  | 02 |  | tchCL-15 |  |  |
|  |  | Equal loading See figure 4 | 03 |  | t ${ }_{\text {CHCL-10 }}$ |  |  |
|  |  |  | 04-06 |  | tchCL-15 |  |  |
| Data valid delay | tcLov | See figure 4 | 01 | 9, 10, 11 | 5 | 40 | ns |
|  |  |  | 02 |  | 5 | 36 |  |
|  |  |  | 03 |  | 1 | 27 |  |
|  |  |  | 04 |  | 1 | 33 |  |
|  |  |  | 05 |  | 3 | 36 |  |
|  |  |  | 06 |  | 3 | 40 |  |
| Data hold time | tcldox |  | 01, 02 | 9, 10, 11 | 3 |  | ns |
|  |  |  | 03, 04 |  | 1 |  |  |
|  |  |  | 05, 06 |  | 3 |  |  |
| Data hold after $\overline{\mathrm{WR}}$ (min) | $\mathrm{t}_{\mathrm{wh}} \mathrm{dx}$ | See figure 4 | 01 | 9, 10, 11 | telcl-34 |  | ns |
|  |  |  | 02 |  | tclcl-20 |  |  |
|  |  | Equal loading See figure 4 | 03 |  | tclcl-15 |  |  |
|  |  |  | 04-05 |  | tclcl-20 |  |  |
|  |  |  | 06 |  | tclcl-34 |  |  |

See footnotes at end of table.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\underset{\mathbf{A}}{\mathrm{SILE}}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | REVISION LEVEL | SHEET 8 |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | $\begin{gathered} \text { Conditions } \\ -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \end{gathered}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| $\overline{W R}$ inactive to $\overline{\mathrm{DEN}}$ inactive | twhdex | See figure 4 | 01, 02 | 9, 10, 11 | $\mathrm{t}_{\text {CLCH- }} \mathbf{1 0}$ |  | ns |
|  |  | Equal loading See figure 4 | 03-06 |  | tCLCH-10 |  |  |
| $\overline{W R}$ inactive to ALE high | $\mathrm{t}_{\text {WHLH }}$ | See figure 4 | 01, 02 | 9, 10, 11 | $\mathrm{t}_{\text {CLCH- }} \mathbf{1 4}$ |  | ns |
|  |  | Equal loading See figure 4 | 03-06 |  | tCLCH-14 |  |  |
| Control active delay 1 | tuvctv | See figure 4 | 01 | 9, 10, 11 | 3 | 56 | ns |
|  |  |  | 02 |  | 3 | 47 |  |
|  |  |  | 03 |  | 1 | 22 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| Control active delay 2 | tchctv |  | 01 | 9, 10, 11 | 5 | 44 | ns |
|  |  |  | 02 |  | 5 | 37 |  |
|  |  |  | 03 |  | 1 | 22 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| Control inactive delay | tuvctx |  | 01 | 9, 10, 11 | 3 | 44 | ns |
|  |  |  | 02 |  | 3 | 37 |  |
|  |  |  | 03 |  | 1 | 25 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| $\overline{\mathrm{DEN}}$ inactive delay (nonwrite cycle) | tcviex |  | 01 | 9, 10, 11 | 5 | 56 | ns |
|  |  |  | 02 |  | 5 | 47 |  |
|  |  |  | 03 |  | 1 | 22 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |

See footnotes at end of table.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\underset{\mathbf{A}}{\mathrm{SILE}}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | REVISION LEVEL | SHEET 9 |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| Address float to $\overline{\mathrm{RD}}$ active 2/ | $t_{\text {AZRL }}$ | See figure 4 | All | 9, 10, 11 | 0 |  | ns |
| $\overline{\mathrm{RD}}$ active delay | tclel |  | 01 | 9, 10, 11 | 5 | 44 | ns |
|  |  |  | 02 |  | 5 | 37 |  |
|  |  |  | 03 |  | 1 | 27 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| $\overline{\mathrm{RD}}$ inactive delay | tcLRH |  | 01 | 9, 10, 11 | 5 | 44 | ns |
|  |  |  | 02 |  | 5 | 37 |  |
|  |  |  | 03 |  | 1 | 27 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 44 |  |
| $\overline{\mathrm{RD}}$ inactive to ALE high | $\mathrm{t}_{\text {RHLH }}$ | See figure 4 | 01, 02 | 9, 10, 11 | $\mathrm{t}_{\text {CLCH- }} 14$ |  | ns |
|  |  | Equal loading See figure 4 | 03-06 |  | tcleh-14 |  |  |
| RD inactive to address active (min) | $\mathrm{t}_{\text {RHAV }}$ | See figure 4 | 01 | 9, 10, 11 | tclcl-40 |  | ns |
|  |  |  | 02 |  | tclcl-20 |  |  |
|  |  | Equal loading See figure 4 | 03-06 |  | tclcl-15 |  |  |
| HLDA valid delay | tclhav | See figure 4 | 01 | 9, 10, 11 | 3 | 40 | ns |
|  |  |  | 02 |  | 3 | 33 |  |
|  |  |  | 03 |  | 1 | 22 |  |
|  |  |  | 04 |  | 1 | 25 |  |
|  |  |  | 05 |  | 3 | 33 |  |
|  |  |  | 06 |  | 3 | 40 |  |
| $\overline{\mathrm{RD}}$ pulse width (min) | trLRH |  | 01 | 9, 10, 11 | 2tclcl-46 |  | ns |
|  |  |  | 02 |  | 2tclcl-40 |  |  |
|  |  |  | 03 |  | 2tclcl-20 |  |  |
|  |  |  | 04-05 |  | 2tclcl-25 |  |  |
|  |  |  | 06 |  | 2tclcl-30 |  |  |

See footnotes at end of table.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | $\underset{\mathrm{H}}{\text { REVISION LEVEL }}$ | SHEET $10$ |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | $\begin{gathered} \text { Conditions } \quad \frac{1}{\prime} \\ -55^{\circ} \mathrm{C} \leq T_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \end{gathered}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| $\overline{\mathrm{WR}}$ pulse width (min) | twLwh | See figure 4 | 01 | 9, 10, 11 | 2tclcl-34 |  | ns |
|  |  |  | 02 |  | 2tclcl-30 |  |  |
|  |  |  | 03 |  | 2tclcl-20 |  |  |
|  |  |  | 04-05 |  | 2tclcl-25 |  |  |
|  |  |  | 06 |  | 2tclcl-30 |  |  |
| Address valid to ALE low (min) | $t_{\text {AVLL }}$ | See figure 4 | 01 | 9, 10, 11 | $\mathrm{t}_{\text {clch }}$-19 |  | ns |
|  |  |  | 02 |  | $\mathrm{tclch}^{-15}$ |  |  |
|  |  | Equal loading See figure 4 | 03 |  | tclch-10 |  |  |
|  |  |  | 04-05 |  | tclch-15 |  |  |
|  |  |  | 06 |  | $\mathrm{t}_{\text {cLCH- }} \mathbf{1 8}$ |  |  |
| Status active delay | tchsv | See figure 4 | 01 | 9, 10, 11 | 5 | 45 | ns |
|  |  |  | 02 |  | 5 | 35 |  |
|  |  |  | 03 |  | 1 | 25 |  |
|  |  |  | 04 |  | 1 | 31 |  |
|  |  |  | 05 |  | 3 | 35 |  |
|  |  |  | 06 |  | 3 | 45 |  |
| Status inactive delay | tcLsH |  | 01 | 9, 10, 11 | 5 | 50 | ns |
|  |  |  | 02 |  | 5 | 35 |  |
|  |  |  | 03 |  | 1 | 25 |  |
|  |  |  | 04 |  | 1 | 30 |  |
|  |  |  | 05 |  | 3 | 35 |  |
|  |  |  | 06 |  | 3 | 46 |  |
| Timer output delay | tclimv | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { maximum } \\ & \text { at } 10 \mathrm{MHz} \\ & \text { See figure } 4 \end{aligned}$ | 01 | 9, 10, 11 |  | 48 | ns |
|  |  | See figure 4 | 02 |  |  | 40 |  |
|  |  |  | 03 |  |  | 22 |  |
|  |  |  | 04 |  |  | 27 |  |
|  |  |  | 05 |  |  | 33 |  |
|  |  |  | 06 |  |  | 40 |  |

See footnotes at end of table.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL H | SHEET $11$ |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+1 \overline{25^{\circ}} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| Reset delay | tclro | See figure 4 | 01 | 9, 10, 11 |  | 48 | ns |
|  |  |  | 02 |  |  | 40 |  |
|  |  |  | 03 |  |  | 22 |  |
|  |  |  | 04 |  |  | 27 |  |
|  |  |  | 05 |  |  | 33 |  |
|  |  |  | 06 |  |  | 40 |  |
| Queue status delay | $\mathrm{t}_{\text {CHOSV }}$ |  | 01-02 | 9,10,11 |  | 28 | ns |
|  |  |  | 03 |  |  | 27 |  |
|  |  |  | 04 |  |  | 30 |  |
|  |  |  | 05 |  |  | 32 |  |
|  |  |  | 06 |  |  | 37 |  |
| $\overline{\mathrm{RES}}$ set-up | $t_{\text {RESIN }}$ |  | 03-06 | 9, 10, 11 | 15 |  | ns |
| Status hold time | tchDx |  | 01-02 | 9, 10, 11 | 5 |  | ns |
| Address valid to clock high | $\mathrm{t}_{\text {AVCH }}$ |  | All | 9, 10, 11 | 0 |  | ns |
| $\overline{\text { LOCK }}$ valid/invalid delay | tclev |  | 01 | 9, 10, 11 | 3 | 45 | ns |
|  |  |  | 02 |  | 3 | 40 |  |
|  |  |  | 03 |  | 1 | 22 |  |
|  |  |  | 04 |  | 1 | 35 |  |
|  |  |  | 05 |  | 3 | 37 |  |
|  |  |  | 06 |  | 3 | 40 |  |
| $\overline{\mathrm{DEN}}$ inactive to DT/ $\overline{\mathrm{R}}$ low | tDxDL | See figure 4 | 01, 02 | 9, 10, 11 | 0 |  | ns |
|  |  | Equal loading See figure 4 | 03-06 |  | 0 |  |  |
| Chip-select active delay | tclcsv | See figure 4 | 01 | 9, 10, 11 |  | 45 | ns |
|  |  |  | 02 |  |  | 33 |  |
|  |  |  | 03 |  | 1 | 25 |  |
|  |  |  | 04 |  | 1 | 30 |  |
|  |  |  | 05 |  | 3 | 33 |  |
|  |  |  | 06 |  | 3 | 42 |  |

See footnotes at end of table.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\underset{\substack{\text { SIZE } \\ \text { A }}}{ }$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { REVISION LEVEL } \\ \mathrm{H} \end{gathered}$ | SHEET $12$ |


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| Chip-select hold from command inactive | tcxesx | See figure 4 | 01, 02 | 9, 10, 11 | $\mathrm{t}_{\text {CLCH-10 }}{ }^{\text {10 }}$ |  | ns |
|  |  | Equal loading See figure 4 | 03-06 |  | tclch-10 |  |  |
| Chip-select inactive delay | $\mathrm{t}_{\text {chesx }}$ | See figure 4 | 01 | 9, 10, 11 | 5 | 40 | ns |
|  |  |  | 02 |  | 5 | 36 |  |
|  |  |  | 03 |  | 1 | 20 |  |
|  |  |  | 04 |  | 1 | 35 |  |
|  |  |  | 05 |  | 3 | 30 |  |
|  |  |  | 06 |  | 3 | 35 |  |
| CLKIN period | tckin |  | 01 | 9, 10, 11 | 50 | 1000 | ns |
|  |  |  | 02 |  | 40 | 1000 |  |
|  |  |  | 03 |  | 25 | $\infty$ |  |
|  |  |  | 04 |  | 31.25 | $\infty$ |  |
|  |  |  | 05 |  | 40 | $\infty$ |  |
|  |  |  | 06 |  | 50 | $\infty$ |  |
| $\overline{\mathrm{RD}}$ valid to clock high | $\mathrm{t}_{\mathrm{RVCH}}$ |  | 01, 02 | 9, 10, 11 | 25 |  | ns |
| Chip select valid to ALE low | tcsvLL |  | 01, 02 | 9, 10, 11 | tclch-14 |  | ns |
| CLKIN fall time $\underline{\text { 2/ }}$ | tcKHL | 3.5 V to 1.0 V <br> See figure 4 ㄱ/ | All | 9, 10, 11 |  | 5 | ns |
| CLKIN rise time ${ }^{\text {2/ }}$ | $\mathrm{t}_{\text {CKLH }}$ | 1.0 V to 3.5 V See figure 4 7/ | All | 9, 10, 11 |  | 5 | ns |
| CLKIN low time | tclck | At 1.5 V See figure 4 7/ 8/ | 01 | 9, 10, 11 | 23 |  | ns |
|  |  |  | 02 |  | 18 |  |  |
|  |  |  | 03 |  | 10 | $\infty$ |  |
|  |  |  | 04 |  | 13 | $\infty$ |  |
|  |  |  | 05 |  | 16 | $\infty$ |  |
|  |  |  | 06 |  | 20 | $\infty$ |  |

See footnotes at end of table.

| STANDARD |
| :---: | :---: | :--- | :---: |
| MICROCIRCUIT DRAWING |
| DEFENSE SUPPLY CENTER COLUMBUS |
| COLUMBUS, OHIO 43218-3990 |$\quad$| SIZE |
| :---: |
| A |$\quad$ 5962-88501


| TABLE I. Electrical performance characteristics - Continued. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Symbol | Conditions 1/ $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Group A subgroups | Limits |  | Unit |
|  |  |  |  |  | Min | Max |  |
| CLKIN high time | tchCk | At 1.5 V See figure 4 7/ $\underline{8}$ | 01 | 9, 10, 11 | 23 |  | ns |
|  |  |  | 02 |  | 18 |  |  |
|  |  |  | 03 |  | 10 | $\infty$ |  |
|  |  |  | 04 |  | 13 | $\infty$ |  |
|  |  |  | 05 |  | 16 | $\infty$ |  |
|  |  |  | 06 |  | 20 | $\infty$ |  |
| CLKIN to CLKOUT skew | tcico | See figure 4 | 01 | 9, 10, 11 |  | 25 | ns |
|  |  |  | 02 |  |  | 21 |  |
|  |  |  | 03-04 |  |  | 17 |  |
|  |  |  | 05 |  |  | 21 |  |
|  |  |  | 06 |  |  | 25 |  |
| CLKOUT period | tclcl |  | 01 | 9, 10, 11 | 100 | 2000 | ns |
|  |  |  | 02 |  | 80 | 2000 |  |
|  |  |  | 03 |  | 50 | $\infty$ |  |
|  |  |  | 04 |  | 62.5 | $\infty$ |  |
|  |  |  | 05 |  | 80 | $\infty$ |  |
|  |  |  | 06 |  | 100 | $\infty$ |  |
| CLKOUT low time | tclch | $\begin{aligned} & \text { At } 1.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \text { See figure } 4 \quad \underline{\text { 7/ }} \end{aligned}$ | 01 | 9, 10, 11 | 0.5tclcl-8 |  | ns |
|  |  |  | 02 |  | $0.5 \mathrm{tclcl}^{-7}$ |  |  |
|  |  |  | 03-05 |  | 0.5tclcl-5 |  |  |
|  |  |  | 06 |  | 0.5tclcl-6 |  |  |
| CLKOUT high time | tchCL |  | 01 | 9, 10, 11 | $0.5 \mathrm{tclcl}^{-8}$ |  | ns |
|  |  |  | 02 |  | $0.5 \mathrm{t}_{\text {Clcl- }}$ - |  |  |
|  |  |  | 03-05 |  | 0.5tclcl-5 |  |  |
|  |  |  | 06 |  | 0.5tclcl-6 |  |  |
| CLKOUT rise time | $\mathrm{tchich2}$ | 1.0 V to 3.5 V See figure 4 7/ | 01, 02 | 9, 10, 11 |  | 10 | ns |
|  |  |  | 03 |  |  | 8 |  |
|  |  |  | 04-06 |  |  | 10 |  |
| CLKOUT fall time | tcL2CL1 | 3.5 V to 1.0 V See figure 4 7/ | 01, 02 | 9, 10, 11 |  | 10 | ns |
|  |  |  | 03 |  |  | 8 |  |
|  |  |  | 04-06 |  |  | 10 |  |

See footnotes on next sheet.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | $\underset{\mathrm{H}}{\text { REVISION LEVEL }}$ | SHEET $14$ |

1/ $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ for device types 01 and 02 and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ for device types 03 through 06.
All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless specified. For device type 01, the outputs are measured with $C_{L}=50-200 \mathrm{pF}(10 \mathrm{MHz})$. For device type $02, \mathrm{C}_{\mathrm{L}}=50-100 \mathrm{pF}$ ( 12.5 MHz ). For device types 03 through 06 , all outputs test conditions are with $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ unless noted. For ac tests, input $\mathrm{V}_{\mathrm{IL}}=0.45 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ except at X 1 where $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$. See figure 4 .

2/ Guaranteed if not tested to the limits specified.
3/ Power save current (lps) at $+25^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ is typically 10 mA per $\mathrm{MHz}+20 \mathrm{~mA}$.
4/ Current is measured with the device in RESET with X1 and X2 driven and all other nonpower pins open.
5/ Pins being floated during HOLD or by invoking the ONCE mode.
6/ To guarantee recognition at next CLK.
7/ Voltages indicated refer to voltage measurements on waveforms on figure 4.
8/ tcLCK and tchck (CLKIN low and high times) should not have a duration less than 45 percent of tckin.

| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET |
|  |  |  |



| Dimensions |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Inches |  | Millimeters |  | Symbol | Inches |  | Millimeters |  |
|  | Min | Max | Min | Max |  | Min | Max | Min | Max |
| A | . 080 | . 106 | 2.03 | 2.69 | $\mathrm{D}_{2}$ | . 800 BSC |  | 20.32 BSC |  |
| B | . 016 | . 020 | 0.41 | 0.51 | $\mathrm{e}_{1}$ | . 050 BSC |  | 1.27 BSC |  |
| $\mathrm{B}_{1}$ | . 040 | . 060 | 1.02 | 1.52 | L | . 375 | . 450 | 9.53 | 11.43 |
| $\mathrm{B}_{2}$ | . 030 | . 040 | 0.76 | 1.02 | $\mathrm{L}_{1}$ | . 040 | . 060 | 1.02 | 1.52 |
| $\mathrm{B}_{3}$ | . 005 | . 020 | 0.13 | 0.51 | N | 68 |  | 68 |  |
| C | . 008 | . 012 | 0.20 | 0.31 | S | . 066 | . 087 | 1.68 | 2.21 |
| D | 1.640 | 1.870 | 41.66 | 47.50 | $\mathrm{S}_{1}$ | . 050 |  | 1.27 |  |
| $\mathrm{D}_{1}$ | . 935 | . 970 | 23.75 | 24.64 |  |  |  |  |  |

FIGURE 1. Case outlines.

| STANDARD |
| :---: | :---: | :--- | :---: |
| MICROCIRCUIT DRAWING |
| DEFENSE SUPPLY CENTER COLUMBUS |
| COLUMBUS, OHIO 43218-3990 |$\quad$| SIZE |
| :---: |
| A |$\quad$ 5962-88501


| Device type | All |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Case outline | Y |  |  |  |  |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| 1 | $\mathrm{V}_{\text {cc }}$ | 24 | $\overline{\mathrm{S} 2}$ | 47 | $\overline{\text { PCS5 } / A 1 ~}$ |
| 2 | AD4 | 25 | $\overline{\text { S1 }}$ | 48 | $\overline{\text { PCS4 }}$ |
| 3 | AD12 | 26 | $\overline{\mathrm{SO}}$ | 49 | $\overline{\text { PCS3 }}$ |
| 4 | AD5 | 27 | HLDA | 50 | $\overline{\text { PCS2 }}$ |
| 5 | AD13 | 28 | HOLD | 51 | $\overline{\text { PCS1 }}$ |
| 6 | AD6 | 29 | SRDY | 52 | $V_{S S}$ |
| 7 | AD14 | 30 | $\overline{\text { LOCK }}$ | 53 | $\overline{\text { PCS0 }}$ |
| 8 | AD7 | 31 | $\overline{\text { TEST }}$ | 54 | $\overline{\mathrm{RES}}$ |
| 9 | AD15 | 32 | NMI | 55 | TMR OUT 1 |
| 10 | A16/S3 | 33 | INT0 | 56 | TMR OUT 0 |
| 11 | A17/S4 | 34 | INT1 | 57 | TMR IN 1 |
| 12 | A18/S5 | 35 | $\mathrm{V}_{\mathrm{CC}}$ | 58 | TMR IN 0 |
| 13 | A19/S6 | 36 | INT2/INTAO | 59 | DRQ1 |
| 14 | $\overline{\mathrm{BHE}} / \mathrm{S} 7$ | 37 | INT3/INTA1 | 60 | DRQ0 |
| 15 | $\overline{\mathrm{WR}} / \mathrm{QS} 1$ | 38 | DT/ $\overline{\mathrm{R}}$ | 61 | AD0 |
| 16 | $\overline{\mathrm{RD}} / \overline{\mathrm{QSMD}}$ | 39 | $\overline{\mathrm{DEN}}$ | 62 | AD8 |
| 17 | ALE/QS0 | 40 | $\overline{\text { MCSO }}$ | 63 | AD1 |
| 18 | $\mathrm{V}_{\text {SS }}$ | 41 | $\overline{\mathrm{MCS}}$ | 64 | AD9 |
| 19 | X1 | 42 | $\overline{\text { MCS2 }}$ | 65 | AD2 |
| 20 | X2 | 43 | $\overline{\text { MCS3 }}$ | 66 | AD10 |
| 21 | RESET | 44 | $\overline{U C S}$ | 67 | AD3 |
| 22 | CLKOUT | 45 | $\overline{\text { LCS }}$ | 68 | AD11 |
| 23 | ARDY | 46 | $\overline{\text { PCS6 }} / \mathrm{A} 2$ |  |  |

FIGURE 2. Terminal connections.
$\left.\begin{array}{|c|c|c|c|}\hline \text { STANDARD } \\ \text { MICROCIRCUIT DRAWING } \\ \text { DEFENSE SUPPLY CENTER COLUMBUS } \\ \text { COLUMBUS, OHIO 43218-3990 }\end{array} \quad \begin{array}{c}\text { SIZE } \\ \text { A }\end{array}\right)$

| Device type | All |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Case outline | Z |  |  |  |  |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| A2 | A16/S3 | C11 | SRDY | J10 | $\overline{\mathrm{MCSO}}$ |
| A3 | A18/S5 | D1 | AD13 | J11 | MCS1 |
| A4 | BHE /S7 | D2 | AD5 | K1 | AD0 |
| A5 | $\overline{\mathrm{RD}} / \overline{\mathrm{QSMD}}$ | D10 | $\overline{\text { LOCK }}$ | K2 | DRQ1 |
| A6 | $\mathrm{V}_{\text {SS }}$ | D11 | TEST | K3 | TMR IN 1 |
| A7 | X2 | E1 | AD12 | K4 | TMR OUT 1 |
| A8 | CLKOUT | E2 | AD4 | K5 | $\overline{\text { PCS0 }}$ |
| A9 | $\overline{\mathrm{s} 2}$ | E10 | NMI | K6 | $\overline{\text { PCS1 }}$ |
| A10 | $\overline{\mathrm{SO}}$ | E11 | INTO | K7 | $\overline{\text { PCS3 }}$ |
| B1 | AD15 | F1 | $\mathrm{V}_{\mathrm{CC}}$ | K8 | $\overline{\text { PCS5 } / 41 ~}$ |
| B2 | AD7 | F2 | AD11 | K9 | $\overline{\text { LCS }}$ |
| B3 | A17/S4 | F10 | INT1 | K10 | $\overline{\text { MCS2 }}$ |
| B4 | A19/S6 | F11 | $\mathrm{V}_{\mathrm{cc}}$ | K11 | $\overline{\text { MCS3 }}$ |
| B5 | $\overline{\text { WR } / Q S 1 ~}$ | G1 | AD3 | L2 | DRQ0 |
| B6 | ALE/QS0 | G2 | AD10 | L3 | TMR IN 0 |
| B7 | X1 | G10 | INT2/INTAO | L4 | TMR OUT 0 |
| B8 | RESET | G11 | INT3/INTA1 | L5 | $\overline{\mathrm{RES}}$ |
| B9 | ARDY | H1 | AD2 | L6 | $\mathrm{V}_{\text {SS }}$ |
| B10 | S1 | H2 | AD9 | L7 | $\overline{\text { PCS2 }}$ |
| B11 | HLDA | H10 | DT/ $\bar{R}$ | L8 | $\overline{\text { PCS4 }}$ |
| C1 | AD14 | H11 | $\overline{\mathrm{DEN}}$ | L9 | $\overline{\text { PCS6 } / A 2 ~}$ |
| C2 | AD6 | J1 | AD1 | L10 | $\overline{U C S}$ |
| C10 | HOLD | J2 | AD8 |  |  |

FIGURE 2. Terminal connections - Continued.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\underset{\mathbf{A}}{\mathrm{SIZE}}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | REVISION LEVEL H | SHEET $18$ |

Device types 01 and 02


FIGURE 3. Functional block diagram.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL H | SHEET $19$ |

Device types 03-06


FIGURE 3. Functional block diagram - Continued.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL | SHEET $20$ |



FIGURE 4. Timing waveforms.

| STANDARD | SIZE |  | $5962-88501$ |
| :---: | :---: | :--- | :---: |
| MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990 | A |  | REVISION LEVEL <br> H | | SHEET |
| :---: |



NOTES:

1. Following a write cycle, the local bus is floated by the devices only when the devices enter a "hold acknowledge" state.
2. $\overline{\mathrm{INTA}}$ occurs one clock later in slave mode.
3. Status inactive just prior to $T_{4}$.
4. Latched A1 and A2 have the same timings as $\overline{\mathrm{PCS5}}$ and $\overline{\mathrm{PCS6}}$.
5. For write cycle followed by read.

FIGURE 4. Timing waveforms - Continued.

| STANDARD | SIZE |  | $5962-88501$ |
| :---: | :---: | :--- | :---: |
| MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990 | A |  | REVISION LEVEL |
| H |  |  |  |



QUEUE STATUS TIMING


FIGURE 4. Timing waveforms - Continued.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-88501$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 |  | H | 23 |



FIGURE 4. Timing waveforms - Continued.

| STANDARD <br> MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
|  |  | REVISION LEVEL H | SHEET $24$ |



FIGURE 4. Timing waveforms - Continued.

| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL H | SHEET $25$ |

## 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A .
4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
a. Burn-in test, method 1015 of MIL-STD-883.
(1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
(2) $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$, minimum.
b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements | Subgroups <br> (in accordance with <br> MIL-STD-883, method 5005, <br> table I) |
| :---: | :---: |
| Interim electrical parameters <br> (method 5004) | --- |
| Final electrical test parameters <br> (method 5004) | $1^{*}, 2,3,7,8,9,10,11$ |
| Group A test requirements <br> (method 5005) | $1,2,3,4,7,8,9,10,11$ |
| Groups C and D end-point <br> electrical parameters <br> (method 5005) | $1,2,3$ or 2, 8A, 10 |

* PDA applies to subgroup 1.


### 4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.
b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD- 883 shall be omitted.
c. Subgroup 4 ( $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {out }}$ measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
d. Subgroups 7 and 8 shall include verification of the instruction set (see table III).

| STANDARD |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING |
| DEFENSE SUPPLY CENTER COLUMBUS |
| COLUMBUS, OHIO 43218-3990 |$\quad$| SIZE |
| :---: |
| A |$\quad$ 5962-88501

### 4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.
b. Steady-state life test conditions, method 1005 of MIL-STD-883.
(1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
(2) $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$, minimum.
(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0547.
6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table IV herein.
6.6 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET |

TABLE III. Instruction set summary.


| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL | SHEET $28$ |

TABLE III. Instruction set summary - Continued.

$\left.\begin{array}{c|c|c|c|}\hline \text { STANDARD } \\ \text { MICROCIRCUIT DRAWING } \\ \text { DEFENSE SUPPLY CENTER COLUMBUS } \\ \text { COLUMBUS, OHIO 43218-3990 }\end{array} \quad \begin{array}{c}\text { SIZE } \\ \text { A }\end{array}\right)$

TABLE III. Instruction set summary - Continued.

| Function | Format |  |  |  | Clock cycles | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC - Continued |  |  |  |  |  |  |
| SUB = Subtract: |  |  |  |  | 3/10 |  |
| Reg/memory and register to <br> 001010 d w mod reg either |  |  |  |  |  |  |
| Immediate from register/memory Immediate from accumulator | 100000 s w | mod $101 \mathrm{r} / \mathrm{m}$ | data | data if $s w=01$ | 4/16 |  |
|  | 0010110 w | data | data if $w=1$ |  | 3/4 | 8/16-bit |
| SBB = Subtract with borrow: |  |  |  |  |  |  |
| Reg/memory and register to mod reg r/m either |  |  |  |  | 3/10 |  |
| Immediate from register/memory Immediate from accumulator | 100000 sw | mod $011 \mathrm{r} / \mathrm{m}$ | data | data if sw = 01 | 4/16 |  |
|  | 0001110 w | data | data if $w=1$ |  | 3/4 | 8/16-bit |
| DEC = Decrement: |  |  |  |  |  |  |
| Register/memory <br> Register | 1111111 w | $\bmod 001 \mathrm{r} / \mathrm{m}$ |  |  | 3/15 |  |
|  | 01001 reg |  |  |  | 3 |  |
| CMP = Compare: |  |  |  |  |  |  |
| Register/memory with register | 0011101 w | mod reg r/m |  |  | 3/10 |  |
| Register with register/memory | 0011100 w | mod reg r/m |  |  | 3/10 |  |
| Immediate with register/memory | 100000 sw | mod $111 \mathrm{r} / \mathrm{m}$ | data | data if sw = 01 | 3/10 |  |
| Immediate with accumulator | 0011110 w | data | data if $w=1$ |  | 3/4 | 8/16-bit |
| NEG = Change sign register/memory | 1111011 w | mod $011 \mathrm{r} / \mathrm{m}$ |  |  | 3/10 |  |
| AAA $=$ ASCII adjust for add | 00110111 |  |  |  | 8 |  |
| DAA = Decimal adjust for add | 00100111 |  |  |  | 4 |  |
| AAS = ASCII adjust for subtract | 00111111 |  |  |  | 7 |  |
| DAS = Decimal adjust for subtract | 00101111 |  |  |  | 4 |  |
| MUL = Multiply (unsigned): | 1111011 w | $\bmod 100 \mathrm{r} / \mathrm{m}$ |  |  |  |  |
| Register-Byte |  |  |  |  | 26-28 |  |
| Register-Word |  |  |  |  | 35-37 |  |
| Memory-Byte |  |  |  |  | 32-34 |  |
| Memory-Word |  |  |  |  | 41-43 |  |


| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | $\underset{\mathrm{H}}{\text { REVISION LEVEL }}$ | SHEET $30$ |

TABLE III. Instruction set summary - Continued.


TABLE III. Instruction set summary - Continued.


TABLE III. Instruction set summary - Continued.


| STANDARD <br> MICROCIRCUIT DRAWING | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-88501 |
| :---: | :---: | :---: | :---: |
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 |  | REVISION LEVEL H | SHEET $33$ |

TABLE III. Instruction set summary - Continued.


TABLE III. Instruction set summary - Continued.

| Function |  | Format | Clock cycles | Comments |
| :---: | :---: | :---: | :---: | :---: |
| CONTROL TRANSFER - Continued |  |  |  |  |
| IRET = Interrupt return | 11001111 |  | 28 |  |
| BOUND = Detect value out of range | 01100010 | mod reg r/m | 33-35 |  |
| PROCESSOR CONTROL |  |  |  |  |
| CLC = Clear carry | 11111000 |  | 2 |  |
| CMC = Complement carry | 11110101 |  | 2 |  |
| STC = Set carry | 11111001 |  | 2 |  |
| CLD = Clear direction | 11111100 |  | 2 |  |
| STD = Set direction | 11111101 |  | 2 |  |
| CLI = Clear interrupt | 11111010 |  | 2 |  |
| SLI = Set interrupt | 11111011 |  | 2 |  |
| HLT $=$ Halt | 11110100 |  | 2 |  |
| WAIT = Wait | 10011011 |  | 6 | if $\overline{\text { test }}=0$ |
| LOCK = Bus lock prefix | 11110000 |  | 2 |  |
| ESC = Processor extension escape | 11011 TTT | mod LLL r/m | 6 |  |
| (TTT LLL are opcode to processor extension) |  |  |  |  |

NOTES:
The effective address (EA) of the memory operand is computed according to the mod and $\mathrm{r} / \mathrm{m}$ fields:
if $\bmod =11$ then $r / m$ is treated as a REG field
if $\bmod =00$ then DISP $=0^{*}$, disp-low and disp-high are absent
if $\bmod =01$ then DISP $=$ disp-low sign-extended to 16 -bits, disp-high is absent
if mod $=10$ then DISP = disp-high: disp-low
if $r / m=000$ then $E A=(B X)+(S I)+$ DISP
if $r / m=001$ then $E A=(B X)+(D I)+$ DISP
if $r / m=010$ then $E A=(B P)+(S I)+$ DISP
if $r / m=011$ then $E A=(B P)+(D I)+D I S P$
if $\mathrm{r} / \mathrm{m}=100$ then $\mathrm{EA}=(\mathrm{SI})+$ DISP

| STANDARD | SIZE |  | $5962-88501$ |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43218-3990 | A |  |  |

TABLE III. Instruction set summary - Continued.
if $\mathrm{r} / \mathrm{m}=101$ then $E A=(\mathrm{DI})+$ DISP
if $r / m=110$ then $E A=(B P)+D I S P^{*}$
if $r / m=111$ then $E A=(B X)+$ DISP
DISP follows $2^{\text {nd }}$ byte of instruction (before data if required)

* Except if mod $=00$ and $r / m=110$ then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

## Segment override prefix

```
0
```

reg is assigned according to the folowing:

| reg | Segment <br> Register |
| :---: | :---: |
| 00 | ES |
| 01 | CS |
| 10 | SS |
| 11 | DS |

REG is assigned according to the following table:

| 16-Bit $(\mathbf{w}=\mathbf{1})$ | $\mathbf{8 - B i t}(\mathbf{w}=\mathbf{0})$ |
| :---: | :---: |
| 000 AX | 000 AL |
| 001 CX | 001 CL |
| 010 DX | 010 DL |
| 011 BX | 011 BL |
| 100 SP | 100 AH |
| 101 BP | 101 CH |
| 110 SI | 110 DH |
| 111 DI | 111 BH |

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.
$\left.\begin{array}{|c|c|l|c|}\hline \text { STANDARD } \\ \text { MICROCIRCUIT DRAWING } \\ \text { DEFENSE SUPPLY CENTER COLUMBUS } \\ \text { COLUMBUS, OHIO 43218-3990 }\end{array} \quad \begin{array}{c}\text { SIZE } \\ \text { A }\end{array}\right)$

TABLE IV. Pin description.

| Symbol | Name and Function |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | System power: +5 volt power supply. |
| $\mathrm{V}_{\text {SS }}$ | System ground. |
| RESET | Reset output indicates that the device CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the $\overline{R E S}$ signal. Reset goes inactive 2 clockout periods after $\overline{\mathrm{RES}}$ goes inactive. When tied to the $\overline{\text { TEST } / B U S Y ~ p i n, ~ R e s e t ~ f o r c e s ~ t h e ~ d e v i c e s ~ i n t o ~ e n h a n c e d ~ m o d e . ~}$ |
| $\mathrm{X} 1, \mathrm{X} 2$ | Crystal inputs, X1 and X2, provide an external connections for a fundamental mode or third overtone parallel resonant crystal for the internal oscillator. X1 can interface to an external clock instead of a crystal. In this case, minimize the capacitance on X2 or drive X2 with complemented X1. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT). |
| CLKOUT | Clock output provides the system with a 50 percent duty cycle waveform. All device pin timings are specified relative to CLKOUT. CLKOUT has sufficient MOS drive capabilities for the numeric processor extension. |
| $\overline{\mathrm{RES}}$ | System reset causes the device to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the device clock. The device begins fetching instructions approximately $61 / 2$ clock cycles after $\overline{\text { RES }}$ is returned HIGH. For proper initialization, $\mathrm{V}_{\mathrm{Cc}}$ must be within specifications and the clock signal must be stable for more than 4 clocks with RES held low. RES is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on RES generation via an RC network. When $\overline{R E S}$ occurs, the device will drive the status lines to an inactive level for one clock, and then float them. |
| $\overline{\text { TEST } / B U S Y ~}$ | The $\overline{\text { TEST }}$ pin is sampled during and after reset to determine whether the device is to enter compatible or enhanced mode. Enhanced mode requires $\overline{T E S T}$ to be high on the rising edge of $\overline{R E S}$ and low four clocks later. Any other combination will place the device in compatible mode. A weak internal pullup insures a high state when the pin is not driven. <br> $\overline{\mathrm{TEST}}$, in compatible mode, this pin is configured to operate as $\overline{\mathrm{TEST}}$. This pin is examined by the WAIT instruction. If the TEST input is high when WAIT execution begins, instruction execution will suspend. $\overline{T E S T}$ will be resampled every five clocks until it goes low, at which time execution will resume. If interrupts are enabled while the device is waiting for $\overline{\mathrm{TEST}}$, interrupts will be serviced. <br> BUSY, in enhanced mode, this pin is configured to operate as BUSY. The BUSY input is used to notify the device of numerics processor extension activity. Floating point instructions executing in the device sample the BUSY pin to determine when the numeric processor is ready to accept a new coninand. BUSY is active high. |
| TMR IN 0, TMR IN 1 | Timer inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active high (or low-to-high transitions are counted) and internally synchronized. |
| TMR OUT 0, TMR OUT 1 | Timer outputs are used to provide single pulse or continuous waveform generation, depending upon the timer mode selected. |
| DRQ0, DRQ1 | DMA request is driven high by an external device when it desires that a DMA (channel 0 or 1 ) perform a transfer. These signals are active high, level-triggered, and internally synchronized. |


| SIZE <br> A |  | $5962-88501$ |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | $H$ | 37 |


| Symbol | Name and Function |
| :---: | :---: |
| NMI | Nonmaskable interrupt is an edge-triggered input which causes a type 2 interrupt. NMI is not maskable internally. A transition from a low to high initiates the interrupt at the next instruction boundary. NMI is latched internally. An NMI duration of one clock or more will guarantee service. This input is internally synchronized. |
| INTO, INT1, <br> INT2/INTAO, <br> INT3/INTA1 | Maskable interrupt requests can be requested by activating one of these pins. When configured as inputs, these pins are active high. Interrupt requests are synchronized internally. INT2 and INT3 may be configured via software to provide active-low interrupt-acknowledge output signals. All interrupt inputs may be configured via software to be either edge- or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When slave mode is selected, the function of these pins changes. |
| A19/S6, A18/S5, A17/S4, A16/S3 | Address bus outputs (16-19) and bus cycle status (3-6) reflect the four most significant address bits during $T_{1}$. These signals are active high. During $T_{2}, T_{3}, T_{w}$, and $T_{4}$, status information is available on these lines as encoded below: <br> S3, S4, and S5 are defined as LOW during $T_{2}-T_{4}$. |
| $A D_{15}-A D_{0}$ | Address/data bus ( $0-15$ ) signals constitute the time multiplexed memory or I/O address $\left(\mathrm{T}_{1}\right)$ and data ( $T_{2} . T_{3}, T_{w}$, and $T_{4}$ ) bus. The bus is active high $A_{0}$ is analogous to $\overline{B H E}$ for the lower byte of the data bus, pins $D_{7}$ through $D_{0}$. It is low during $T_{1}$ when a byte is to be transferred onto the lower portion of the bus in memory of I/O operations. |
| $\overline{\mathrm{BHE}} / \mathrm{S} 7$ | The $\overline{\mathrm{BHE}}$ (bus high enable) signal is analogous to A 0 in that it is used to enable data on to the most significant half of the data bus, pins D15-D8. $\overline{\mathrm{BHE}}$ will be low during $T_{1}$ when the upper byte is transferred and will remain low through $T_{3}$ and $T_{w}$. $\overline{\mathrm{BHE}}$ does not need to be latched. $\overline{\mathrm{BHE}}$ will float during hold or reset. In enhanced mode, $\overline{\mathrm{BHE}}$ will also be used to signify DRAM refresh cycles. A refresh cycle is indicated by $\overline{\mathrm{BHE}}$ and AO being high. |
| ALE/QS0 | Address latch enable/queue status 0 is provided by the device to latch the address. ALE is active high. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding $\mathrm{T}_{1}$ of the associated bus cycle. The trailing edge is generated off the CLKOUT rising edge in $\mathrm{T}_{1}$. Note that ALE is never floated. |


| SIZE <br> A |  | $5962-88501$ |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | $H$ | 38 |

TABLE IV. Pin description - Continued.

| Symbol | Name and Function |
| :---: | :---: |
| WR /QS1 | Write strobe/queue status 1 indicates that the data on the bus is to be written into a memory or an I/O device. $\overline{W R}$ is active for $T_{2}, T_{3}$, and $T_{w}$ of any write cycle. It is active low, and floats during "HOLD" or "Reset". It is driven high for one clock during reset, and then floated. When the device is in queue status mode, the ALE/QS0 and $\overline{\mathrm{WR}} / \mathrm{QS} 1$ pins provide information about processor instruction queue interaction. |
| $\overline{\mathrm{RD}} / \overline{\mathrm{QSMD}}$ | Read strobe indicates that the device is performing a memory or I/O read cycle. $\overline{\mathrm{RD}}$ is active low for $T_{2}$, $T_{3}$. and $T_{w}$ of any read cycle. It is guaranteed not to go low in $T_{2}$ until after the address bus is floated. <br> $\overline{\mathrm{RD}}$ is active low, and floats during "HOLD". $\overline{\mathrm{RD}}$ is driven high for one clock during reset, and then the output driver is floated. A weak internal pull-up mechanism on the $\overline{\mathrm{RD}}$ line holds it high when the line is not driven. During RESET the pin is sampled to determine whether the device should provide ALE, $\overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$, or if the queue-status should be provided. $\overline{\mathrm{RD}}$ should be connected to GND to provide queue-status data. |
| ARDY | Asynchronous ready informs the device that the addressed memory space or I/O device will complete a data transfer. The ARDY input pin will accept an asynchronous input, and is active high. Only the rising edge is internally synchronized by the device. This means that the falling edge of ARDY must be synchronized to the device clock. If connected to $\mathrm{V}_{\mathrm{Cc}}$, no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active to terminate a bus cycle. If unused, this line should be tied LOW to yield control to the SRDY pin. |
| SRDY | Synchronous ready must be synchronized externally to the device. The use of SRDY provides a relaxed system-timing specification on the ready input. This is accomplished by eliminating the one-half clock cycle which is required for internally resolving the signal level when using the ARDY input. This line is active high. If this line is connected to $\mathrm{V}_{\mathrm{CC}}$, no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active before a bus cycle is terminated. If unused, this line should be tied LOW to yield control to the ARDY pin. |
| $\overline{\text { LOCK }}$ | LOCK output indicates that other system bus masters are not to gain control of the system bus while $\overline{\text { LOCK }}$ is active low. The $\overline{\text { LOCK }}$ signal is requested by the $\overline{\text { LOCK }}$ prefix instruction and is activated at the beginning of the first data cycle associated with the instruction following the $\overline{\text { LOCK }}$ prefix. It remains active until the completion of the instruction following the $\overline{\text { LOCK }}$ prefix. No prefetches will occur while $\overline{\text { LOCK }}$ is asserted. $\overline{\text { LOCK }}$ is active low and is driven high for one clock during RESET. $\overline{\text { LOCK }}$ on devices 03-06 stay high during reset, while it is floated on the 01 and 02 devices. |

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| SIZE <br> A |  | $5962-88501$ |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | $H$ | 39 |

TABLE IV. Pin description - Continued.

| Symbol | Name and Function |
| :---: | :---: |
| $\overline{\mathrm{s} 0}, \overline{\mathrm{~s} 1}, \overline{\mathrm{~s} 2}$ | Bus cycle status $\overline{\mathrm{S} 0}-\overline{\mathrm{S} 2}$ are encoded to provide bus-transaction information. <br> The status pins float during "HOLD/HLDA". <br> $\overline{\mathrm{S} 2}$ may be used as a logical $\mathrm{M} / \mathrm{I} \overline{\mathrm{O}}$ indicator, and $\overline{\mathrm{S} 1}$ as a $\mathrm{DT} / \overline{\mathrm{R}}$ indicator. <br> The status lines are driven high for one clock during reset, and then floated until a bus cycle begins. |
| HOLD (input) HLDA (output) | HOLD indicates that another bus master is requesting the local bus. The HOLD input is active high. HOLD may be asynchronous with respect to the device clock. The device will issue a HLDA (high) in response to a HOLD request at the end of $\mathrm{T}_{4}$ or $\mathrm{T}_{1}$. Simultaneous with the issuance of HLDA the device will float the local bus and control lines. After HOLD is detected as being LOW, the device will lower HLDA. When the device needs to run another bus cycle, it will again drive the local bus and control lines. <br> In enhanced mode, HLDA will go low when a DRAM refresh cycle is pending in the device and an external bus master has control of the bus. It will be up to the external master to relinquish the bus by lowering HOLD so that the device may execute the refresh cycle. Lowering HOLD for four clocks and returning high will insure only one refresh cycle to the external master. HLDA will immediately go active after the refresh cycle has taken place. |
| $\overline{U C S}$ | Upper memory chip select is an active LOW output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating $\overline{U C S}$ is software programmable. <br> $\overline{U C S}$ and $\overline{L C S}$ are sampled upon the rising edge of $\overline{R E S}$. If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET. $\overline{U C S}$ has weak internal pullup for normal operation. |
| $\overline{\text { LCS }}$ | Lower memory chip select is an active LOW whenever a memory reference is made to the defined lower portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating $\overline{L C S}$ is software programmable. <br> $\overline{U C S}$ and $\overline{\text { LCS }}$ are sampled upon the rising edge of $\overline{R E S}$. If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET. $\overline{U C S}$ has weak internal pullup for normal operation. |

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| SIZE <br> $\mathbf{A}$ |  | $5962-88501$ |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET |
|  | H | 40 |


| Symbol | Name and Function |
| :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{MCSO}} / \mathrm{PEREQ} \\ & \overline{\mathrm{MCS} 1} / \overline{\mathrm{ERROR}} \\ & \overline{\mathrm{MCS} 2} \\ & \overline{\mathrm{MCS3}} / \overline{\mathrm{NPS}} \end{aligned}$ | Mid-range memory chip select signals are active low when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines are not floated during bus HOLD. The address ranges activating $\overline{\mathrm{MCSO}}-3$ are software programmable. <br> In enhanced mode, $\overline{M C S O}$ becomes a PEREQ input (processor extension request). When connected to the numerics processor extension, this input is used to signal the device when to make numeric data transfers to and from the NPX. $\overline{\text { MCS3 }}$ becomes $\overline{\text { NPS }}$ (numeric processor select) which may only be activated by communication to the numeric processor extension. $\overline{\mathrm{MCS} 1}$ becomes $\overline{\mathrm{ERROR}}$ in enhanced mode and is used to signal numeric coprocessor errors. |
| $\begin{aligned} & \overline{\mathrm{PCS0}} \\ & \overline{\mathrm{PCS} 1-4} \end{aligned}$ | Peripheral chip select signals $0-4$ are active low when a reference is made to the defined peripheral area ( 64 K byte I/O space). These lines are not floated during bus HOLD. The address ranges activating $\overline{\text { PCSO }}-4$ are software programmable. |
| $\overline{\text { PCS5 }} / \mathrm{A} 1$ | Peripheral chip select 5 or latched A1 may be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating $\overline{\text { PCS5 }}$ is software programmable. When programmed to provide latched A1, rather than $\overline{\mathrm{PCS5}}$, this pin will retain the previously latched value of A1 during a bus HOLD. A1 is active high. |
| $\overline{\text { PCS6 } / A 2 ~}$ | Peripheral chip select 6 or latched A2 may be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating $\overline{\text { PCS6 }}$ is software progranmiable. When programmed to provide latched A2, rather than $\overline{P C S 6}$, this pin will retain the previously latched value of A2 during a bus HOLD. A2 is active HIGH. |
| DT/R | Data transmit/receive controls the direction of data flow through the external data bus transceiver. When low, data is transferred to the device. When high, the device places write data on the data bus. |
| $\overline{\mathrm{DEN}}$ | Data enable is provided as a data bus transceiver output enable. $\overline{\mathrm{DEN}}$ is active low during each memory and I/O access. $\overline{\mathrm{DEN}}$ is high whenever $\mathrm{DT} / \overline{\mathrm{R}}$ changes state. |

[^0]| SIZE <br> $\mathbf{A}$ |  | 5962-88501 |
| :---: | :---: | :---: |
|  | REVISION LEVEL <br> H | SHEET |

DATE: 12-04-16
Approved sources of supply for SMD 5962-88501 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

| Standard microcircuit drawing PIN 1/ | Vendor CAGE number | Vendor similar PIN 2/ |
| :---: | :---: | :---: |
| 5962-8850101ZA | 3V146 | MG80C186-10/BZA |
| 5962-8850101ZC | 3V146 | MG80C186-10/BZC |
| 5962-8850101YA | 3V146 | MQ80C186-10/BYA |
| 5962-8850101YC | 3V146 | MQ80C186-10/BYC |
| 5962-8850102ZA | 3V146 | MG80C186-12/BZA |
| 5962-8850102ZC | 3V146 | MG80C186-12/BZC |
| 5962-8850102YA | 3V146 | MQ80C186-12/BYA |
| 5962-8850102YC | 3V146 | MQ80C186-12/BYC |
| 5962-8850103ZA | 3/ | MG80C186XL-20/B |
| 5962-8850104ZA | 3/ | MG80C186XL-16/B |
| 5962-8850105ZA | 3/ | MG80C186XL-12/B |
| 5962-8850106ZA | 3/ | MG80C186XL-10/B |

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ Not available from an approved source of supply.

| Vendor CAGE <br> number | Vendor name <br> and address |
| :---: | :---: |
| 3 3V146 | Rochester Electronics Inc. <br> 16 Malcolm Hoyt Drive <br> Newburyport, MA 01950 |

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.


[^0]:    STANDARD MICROCIRCUIT DRAWING
    DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

