
LTR         DESCRIPTION         DATE (YR-MOLDA)         APPROVED           A         Technical changes in table I. Editorial changes throughout.         90-08-27         W. Hackman           B         Added Rochester as source of supply Vendor cage 3V146. Updated bolierplate and made additional changes throughout.         90-08-27         W. Hackman           C         Made additional changes throughout.         90-08-27         W. Hackman         Thomas M. Hess           C         Made additional changes throughout.         01-01-04         Thomas M. Hess         01-01-04           D         Correct run, maximum limit in table 1. Update bolierplate to MIL-PRF-38535         04-05-04         Thomas M. Hess           E         Update bolierplate to current MIL-PRF-38535 requirements CFS         09-05-05         Thomas M. Hess           REV         E <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>F</th> <th>REVISI</th> <th>ONS</th> <th></th>									F	REVISI	ONS										
B         Added Rochester as source of supply Vendor cage 3V146. Updated boilerplate         01-01-04         Thomas M. Hess           C         Made editorial changes to table 1, sheet 5 on the V, test in the max column.         01-12-13         Thomas M. Hess           D         Correct tuu maximum limit in table 1. Update boilerplate to MIL-PRF-38535         04-05-04         Thomas M. Hess           E         Update boilerplate to ourrent MIL-PRF-38536 requirements CFS         09-05-05         Thomas M. Hess           REV         E         E         Update boilerplate to ourrent MIL-PRF-38636 requirements CFS         09-05-05         Thomas M. Hess           REV         E <t< td=""><td>LTR</td><td colspan="8">DESCRIPTION</td><td></td><td></td><td></td><td colspan="3">DATE (YR-MO-DA)</td><td></td><td colspan="3">APPROVED</td></t<>	LTR	DESCRIPTION											DATE (YR-MO-DA)				APPROVED				
and made editorial changes throughout. – LTG         O <tho< td="" th<=""><td>А</td><td>Tech</td><td colspan="8">echnical changes in table I. Editorial changes throughout.</td><td></td><td></td><td colspan="2">90-08-27</td><td colspan="2">W. Heckman</td><td></td></tho<>	А	Tech	echnical changes in table I. Editorial changes throughout.										90-08-27		W. Heckman						
Updated buttetin page         LTG         Image: LTG         Ima	В	Adde and r	ed Roch made e	nester a ditorial	as sour chang	ce of s es thro	upply V ughout	′endor . – LTG	cage 3'	V146. l	Jpdate	d boilei	plate		01-0	)1-04		Thor	Thomas M. Hess		
requirements.         CFS         09-05-05         Thomas M. Hess           E         Update bolierplate to current MIL-PRF-38535 requirements.         - CFS         09-05-05         Thomas M. Hess           SHEET         I         I         I         I         I         I         I           SHEET         I         I         I         I         I         I         I           SHEET         I         I         I         I         I         I         I         I           SHEET         I         I         I         I         I         I         I         I         I           SHEET         IS         16         17         18         19         20         21         22         23         24         25         26         27         I	С	Made Upda	e editor ated bu	ial cha lletin pa	nge to age L	table I, TG	sheet	5 on th	e V <sub>IL</sub> te	st in the	e max o	column			01-1	12-13		Thor	mas M.	Hess	
REV       Image: Second S	D	Corre requi	ect t <sub>CLLF</sub>	₁ maxin is C	num lin FS	nit in tal	ble I. L	Jpdate	boilerp	late to	MIL-PR	RF-385	35		04-0	)5-04		Thor	Thomas M. Hess		
SHEET         I	E	Upda	ate boil	erplate	to curr	ent MIL	-PRF-	38535 I	require	ments.	- CFS	5			09-0	)5-05		Thor	nas M.	Hess	
SHEET         I																					
SHEET         I	REV/	1	İ	1	1		1	İ	i	İ	i	İ	i	İ	İ	1	1	1	1	1	
SHEET       15       16       17       18       19       20       21       22       23       24       25       26       27       I <thi< th="">       I       I</thi<>																					
REV STATUS         REV         E <t< td=""><td>REV</td><td>E</td><td>E</td><td>E</td><td>E</td><td>E</td><td>E</td><td>E</td><td>E</td><td>Е</td><td>E</td><td>E</td><td>E</td><td>Е</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	REV	E	E	E	E	E	E	E	E	Е	E	E	E	Е							
OF SHEETS         SHEET         1         2         3         4         5         6         7         8         9         10         11         12         13         14           PMIC N/A         PREPARED BY Christopher A. Rauch         DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil           MICROCIRCUIT DRAWING         CHECKED BY Charles Reusing         APPROVED BY         MICROCIRCUIT, DIGITAL, NMOS, 16-BIT         MICROCIRCUIT, DIGITAL, NMOS, 16-BIT           MICROCIRCUIT DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE         DRAWING APPROVAL DATE         MICROCONTROLLER, MONOLITHIC SILICON           AMSC N/A         REVISION LEVEL E         SIZE         CAGE CODE 67268         5962-89596	SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
PMIC N/A       PREPARED BY Christopher A. Rauch       DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil         STANDARD MICROCIRCUIT DRAWING       CHECKED BY       http://www.dscc.dla.mil         MICROCIRCUIT DRAWING       Checked BY       http://www.dscc.dla.mil         MICROCIRCUIT DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE       APPROVED BY         MICROCIRCUIT, DIGITAL, NMOS, 16-BIT       MICROCONTROLLER, MONOLITHIC SILICON         AMSC N/A       REVISION LEVEL E       SIZE A       CAGE CODE 67268       5962-89596	REV STATUS		•		RE∖	/		Е	E	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	E
Christopher A. Rauch       DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990         MICROCIRCUIT DRAWING       CHECKED BY       http://www.dscc.dla.mil         Charles Reusing       APPROVED BY       http://www.dscc.dla.mil         THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE       William K. Heckman       MICROCIRCUIT, DIGITAL, NMOS, 16-BIT MICROCONTROLLER, MONOLITHIC SILICON         AMSC N/A       REVISION LEVEL E       SIZE       CAGE CODE A       5962-89596         SHEET       SHEET       SHEET       SHEET	OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
MICROCIRCUIT DRAWING       Charles Reusing       http://www.dscc.dla.mil         THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS       APPROVED BY       APPROVED BY         MICROCIRCUIT, DIGITAL, NMOS, 16-BIT MICROCONTROLLER, MONOLITHIC SILICON       DRAWING APPROVAL DATE       MICROCONTROLLER, MONOLITHIC SILICON         AMSC N/A       REVISION LEVEL E       SIZE       CAGE CODE A       5962-89596	PMIC N/A				PRE			er A. Ra	auch			DI	EFEN	SE SI	UPPL	Y CE	NTER		.UMB	US	
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE     MICROCIRCUIT, DIGITAL, NMOS, 16-BIT MICROCONTROLLER, MONOLITHIC SILICON       AMSC N/A     REVISION LEVEL E     SIZE A     CAGE CODE 67268     5962-89596	MICRO	CIRC	CUIT		CHE			Reusir	ng				CC						990		
FOR USE BY ALL DEPARTMENTS     William K. Heckman     MICROCIRCUIT, DIGITAL, NMOS, 16-BIT       AND AGENCIES OF THE DEPARTMENT OF DEFENSE     DRAWING APPROVAL DATE     MICROCONTROLLER, MONOLITHIC SILICON       AMSC N/A     REVISION LEVEL E     SIZE     CAGE CODE A     5962-89596       SHEFT     SHEFT		•	-		APF	ROVE	D BY														
DEPARTMENT OF DEFENSE     DRAWING APPROVAL DATE     INFORCEOUNTROLLET, MOROLITHIC OLLIOON       AMSC N/A     REVISION LEVEL     SIZE     CAGE CODE       E     A     67268     5962-89596	THIS DRAWING IS AVAILABLE FOR USE BY ALL William K. Heckman																				
AMSC N/A REVISION LEVEL E SIZE CAGE CODE A 67268 5962-89596					DRA	WING	APPRO	OVAL D	DATE		MIC	ROC	CONT	ROL	LER,	MOI	NOLI	THIC	SILI	CON	
E A 67268 5962-89596							89-0	9-14					1								
SHEET	AM	SC N/A	L		REV	ISION											į	5962·	-8959	6	
1 OF 27											SHEET										

### 1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103	-	List of Standard Microcircuit Drawings.
--------------	---	---

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the Qualifying Activity.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be as specified on figure 1 or in accordance with 1.2.2 herein.

- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 <u>Functional block diagram</u>. The functional block diagram shall be as specified on figure 3.
- 3.2.4 <u>Instruction set summary</u>. The instruction set summary shall be as specified on figure 4.
- 3.2.5 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 5.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, Appendix A. For class Q product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's Quality Management (QM) Plan, the "QD" certification mark shall be used in place of the "QML" or "Q" certification mark.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

	T	TABLE I. Electrical performance char	racteristics.				
Test	Symbol	$\begin{array}{c} Conditions  \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = V_{PD} = 5 \ V \pm 10\%\\ V_{SS} = ANGND = 0 \ V\\ f_{OSC} = 6.0 \ to \ 12 \ MHz\\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	Lim Min	nits Max	Unit
Supply current	I <sub>CC</sub>	All outputs disconnected. 2/	1, 2, 3	All		275	mA
V <sub>PD</sub> supply current	I <sub>PD</sub>	Normal operation and power down.	1, 2, 3	All		1	mA
V <sub>REF</sub> supply current	I <sub>REF</sub>	<u>2/</u>	1, 2, 3	All		8	mA
Input low <u>voltage</u> (except) RESET	V <sub>IL</sub>		1, 2, 3	All	-0.3	0.8	V
Input low voltage, RESET	V <sub>IL1</sub>		1, 2, 3	All	-0.3	0.7	V
Input high voltage (except RESET, NMI and XTAL1)	V <sub>IH</sub>		1, 2, 3	All	2.0	V <sub>CC</sub> +0.5	V
Input high voltage RESET rising	V <sub>IH1</sub>		1, 2, 3	All	2.4	V <sub>CC</sub> +0.5	V
Input high voltage, RESET falling hysteresis	V <sub>IH2</sub>		1, 2, 3	All	2.1	V <sub>CC</sub> +0.5	V
Input high voltage, NMI, XTAL1	V <sub>IH3</sub>		1, 2, 3	All	2.2	V <sub>CC</sub> +0.5	V
Input leakage current to each pin of HSI, Port 3, Port 4 and P2.1	ILI	$V_{IN} = 0$ to $V_{CC}$ $\underline{2}/$	1, 2, 3	All		±10	μΑ
DC input leakage current to each pin of Port 0	I <sub>LI1</sub>	$V_{IN} = 0$ to $V_{CC}$ $\underline{2}/$	1, 2, 3	All		3	μΑ
Input high current to EA	I <sub>IH</sub>	V <sub>IH</sub> = 2.4 V <u>2</u> /	1, 2, 3	All		100	μΑ
Input low current to Port 1, and P2.6, P2.7	I <sub>IL</sub>	V <sub>IL</sub> = 0.45 V <u>2</u> /	1, 2, 3	All		-125	μA
Input low current to RESET	I <sub>IL1</sub>	V <sub>IL</sub> = 0.45 V <u>2/</u>	1, 2, 3	All	-0.25	-2	mA
Input low current P2.2, P2.3, P2.4, READY, BUSWIDTH	I <sub>IL2</sub>	V <sub>IL</sub> = 0.45 V <u>2</u> /	1, 2, 3	All		-50	μA
San fantantan at and of table							

SIZE A		5962-89596
	REVISION LEVEL E	SHEET 5

	TABLE	I. Electrical performance character	<u>istics</u> - Contin	ued.			
		Conditions $\frac{1}{-55^{\circ}C} \le T_{C} \le +125^{\circ}C$			Lin		
Test	Symbol	$\label{eq:V_C} \begin{array}{l} V_{CC} = V_{PD} = 5 \ V \pm 10\% \\ V_{SS} = ANGND = 0 \ V \\ f_{OSC} = 6.0 \ to \ 12 \ MHz \\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	Min	Max	Unit
Output low voltage on quasi-bidirectional port pins and Port 3, Port 4 when used as ports	V <sub>OL</sub>	I <sub>OL</sub> = 0.8 mA <u>2</u> / <u>3</u> /	1, 2, 3	All		0.45	V
Output low voltage on quasi-bidirectional port pins and Port 3, Port 4 when used as ports	V <sub>OL1</sub>	$I_{OL} = 2.0 \text{ mA}$ 2/3/4/5/	1, 2, 3	All		0.75	V
Output low voltage on standard output pins, RESET and Bus/control pins	V <sub>OL2</sub>	$I_{OL} = 2.0 \text{ mA}$ <u>2/3/4/5/6/</u>	1, 2, 3	All		0.45	V
Output high voltage on quasi-bidirectional pins	V <sub>OH</sub>	I <sub>OH</sub> = -20 μA <u>2</u> / <u>3</u> /	1, 2, 3	All	2.4		V
Output high voltage on standard output pins and Bus/control pins	V <sub>OH1</sub>	I <sub>OH</sub> = -200 μA <u>2</u> / <u>3</u> /	1, 2, 3	All	2.4		V
Output high current on RESET	I <sub>OH3</sub>	V <sub>OH</sub> = 2.4 V <u>2</u> /	1, 2, 3	All	-50		μΑ
Pin capacitance	Cs	f = 1.0 Mhz See 4.3.1c <u>2</u> /	4	All		10	pF
Functional tests		See 4.3.1d <u>2</u> /	7, 8	All			

STANDARD	SIZE		_
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 6

	TABLE	I. Electrical performance character	ristics - Contin	ued.			
		$\begin{array}{l} Conditions  \underline{1}/\\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \end{array}$			Lir		
Test	Symbol		Group A subgroups	Device type	Min	Max	Unit
READY hold after CLKOUT edge	t <sub>CLYX</sub>	Timing requirements (system components must meet these specifications).	9,10, 11	All	0		ns
End of ALE/ADV to READY valid	t <sub>LLYV</sub>	See figure 5. f <sub>OSC</sub> = 10 MHz	9,10, 11	All		2t <sub>osc</sub> - 70	ns
End of ALE/ADV to READY high	t <sub>LLYH</sub>		9,10, 11	All	2t <sub>osc</sub> +40	4t <sub>OSC</sub> - 80	ns
Non-READY time	t <sub>YLYH</sub>		9,10, 11	All		1000	ns
Address valid to input data valid <u>7</u> /	t <sub>AVDV</sub>		9,10, 11	All		5t <sub>osc</sub> - 120	ns
RD active to input data valid	t <sub>RLDV</sub>		9,10, 11	All		3t <sub>OSC</sub> - 100	ns
Data hold after $\overline{RD}$ inactive	t <sub>RHDX</sub>		9,10, 11	All	0		ns
RD inactive to input data float	t <sub>RHDZ</sub>		9,10, 11	All	0	t <sub>osc</sub> - 25	ns
Address valid to BUSWIDTH valid <u>7</u> /	t <sub>AVGV</sub>		9,10, 11	All		2t <sub>osc</sub> - 125	ns
BUSWIDTH hold after ALE/ADV low	t <sub>LLGX</sub>		9,10, 11	All	t <sub>osc</sub> +40		ns
ALE/ADV low to BUSWIDTH valid	t <sub>LLGV</sub>		9,10, 11	All		t <sub>osc</sub> -75	ns
Oscillator frequency	f <sub>osc</sub>	See figure 5.	9,10, 11	All	6.0	12.0	MHz
Oscillator period	t <sub>osc</sub>		9,10, 11	All	83	166	ns

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 7

	TABLE I.	. Electrical performance characteris	<u>stics</u> - Continue	d.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions}  \underline{1} / \\ -55^{\circ}\mbox{C} \leq T_{C} \leq +125^{\circ}\mbox{C} \\ \mbox{V}_{CC} = \mbox{V}_{PD} = 5 \ \mbox{V} \pm 10\% \\ \mbox{V}_{SS} = \mbox{ANGND} = 0 \ \mbox{V} \\ \mbox{f}_{OSC} = 6.0 \ \mbox{to} \ 12 \ \mbox{MHz} \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Lin Min	nits Max	Unit
XTAL1 rising edge to clockout rising edge	t <sub>онсн</sub>	See figure 5 f <sub>OSC</sub> = 10 MHz	9,10, 11	All	0	120	ns
CLKOUT period <u>8</u> /	t <sub>CHCH</sub>	1	9,10, 11	All	3t <sub>osc</sub>	3t <sub>osc</sub>	ns
CLKOUT high time	t <sub>CHCL</sub>		9,10, 11	All	3t <sub>osc</sub> -35	3t <sub>OSC</sub> +10	ns
CLKOUT low to ALE high	t <sub>CLLH</sub>	1	9,10, 11	All	-30	+15	ns
ALE/ADV low to CLKOUT high	t <sub>LLCH</sub>		9,10, 11	All	t <sub>osc</sub> -25	t <sub>osc</sub> +45	ns
ALE/ADV high time <u>9</u> /	t <sub>LHLL</sub>		9,10, 11	All	t <sub>osc</sub> -30 <u>9</u> /	t <sub>osc</sub> +35 <u>9</u> /	ns
Address setup to end of ALE/ADV <u>7</u> /	t <sub>AVLL</sub>		9,10, 11	All	t <sub>osc</sub> -50		ns
RD or WR low to address float <u>10</u> /	t <sub>RLAZ</sub>		9,10, 11	All		25	ns
End of ALE/ADV to RD or WR active	t <sub>LLRL</sub>		9,10, 11	All	t <sub>osc</sub> -40		ns
Address hold after end of ALE/ADV <u>10</u> /	t <sub>LLAX</sub>		9,10, 11	All	t <sub>osc</sub> -40		ns
WR pulse width	t <sub>WLWH</sub>		9,10, 11	All	3t <sub>OSC</sub> -35		ns
O <u>utput data valid</u> to end of WR/WRL/WRH	t <sub>QVWH</sub>		9,10, 11	All	3t <sub>OSC</sub> -60		ns
O <u>utput data hold</u> after WR/WRL/WRH	t <sub>WHQX</sub>		9,10, 11	All	t <sub>osc</sub> -50		ns
End of WR/WRL/WRH to ALE/ADV high	t <sub>WHLH</sub>		9,10, 11	All	t <sub>osc</sub> -75		ns

# STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A

5962-89596

	TABLE	I. Electrical performa	nce characteris	<u>stics</u> - Continu	ed.			
Tast	C: make al	$Conditions -55^{\circ}C \leq T_{C} \leq -$			Davias	Lin	nits	l la it
Test	Symbol	$V_{CC} = V_{PD} = 5$ $V_{SS} = ANGNE$ $f_{OSC} = 6.0$ to 1 unless otherwise	0 = 0 V 2 MHz	Group A subgroups	Device type	Min	Max	Unit
RD pulse width	t <sub>RLRH</sub>	See figure 5 f <sub>OSC</sub> = 10 MHz		9,10, 11	All	3t <sub>OSC</sub> -30		ns
End of $\overline{RD}$ to ALE/ $\overline{ADV}$ high	t <sub>RHLH</sub>			9,10, 11	All	t <sub>osc</sub> -45		ns
CLOCKOUT low to ALE/ADV low	t <sub>CLLL</sub>			9,10, 11	All	t <sub>osc</sub> -40	t <sub>osc</sub> +35	ns
RD high to INST, BHE, AD8-15 inactive	t <sub>RHBX</sub>			9,10, 11	All	t <sub>osc</sub> -25	t <sub>osc</sub> +30	ns
WR high to INST, BHE, AD8-15 inactive	t <sub>WHBX</sub>			9,10, 11	All	t <sub>osc</sub> -50	t <sub>osc</sub> +100	ns
$\overline{WRL}, \overline{WRH}, \text{ low to } \overline{WRL}, \\ \overline{WRH} \text{ high}$	t <sub>HLHH</sub>			9,10, 11	All	2t <sub>osc</sub> -35	2t <sub>OSC</sub> +40	ns
$\frac{ALE}{ADV} \text{ low to } \overline{WRL},$ $\overline{WRH} \text{ low}$	t <sub>LLHL</sub>			9,10, 11	All	2t <sub>osc</sub> -30	2t <sub>osc</sub> +55	ns
Output data valid to WRL, WRH low	t <sub>QVHL</sub>			9,10, 11	All	t <sub>osc</sub> -60		ns
Serial port clock period	t <sub>XLXL</sub>	Serial port shift register		9,10, 11	All	8t <sub>OSC</sub>		ns
Serial port clock falling edge to rising edge	$t_{XLXH}$	See figure 5		9,10, 11	All	4t <sub>osc</sub> -50	4t <sub>OSC</sub> +50	ns
Output data setup to clock rising edge	t <sub>QVXH</sub>			9,10, 11	All	3t <sub>OSC</sub>		ns
Output data hold after clock rising edge	t <sub>xHQX</sub>			9,10, 11	All 2t <sub>osc</sub> -70			ns
Next output data valid after clock rising edge	t <sub>XHQV</sub>			9,10, 11	All		2t <sub>osc</sub> +50	ns
Input data setup to clock rising edge	t <sub>DVXH</sub>			9,10, 11	All 2t <sub>OSC</sub> +200			ns
Input data hold after clock rising edge	t <sub>XHDX</sub>			9,10, 11	All	0		ns
Last clock rising to output float	t <sub>xHQZ</sub>			9,10, 11	All		5t <sub>OSC</sub>	ns
See footnotes at end of table.								
STAN MICROCIRCU		WING	SIZE A				5962-8	9596
DEFENSE SUPPLY O COLUMBUS, OF DSCC FORM 2234	ENTER C	OLUMBUS	~	REVISION	N LEVEL E	S	GHEET 9	

	TABLE I.	Electrical performance characterist	<u>tics</u> - Continue	d.			
<b></b>	Querra hash	$\begin{array}{c} Conditions  \underline{1}/\\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \end{array}$			Lin	nits	
Test	Symbol	$\label{eq:V_CC} \begin{array}{l} V_{CC} = V_{PD} = 5 \ V \pm 10\% \\ V_{SS} = ANGND = 0 \ V \\ f_{OSC} = 6.0 \ \text{to} \ 12 \ MHz \\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Min	Max	Unit
Oscillator frequency	1/t <sub>OLOL</sub>	External clock drive	9,10, 11	All	6	12	MHz
High time	t <sub>OHOX</sub>	See figure 5	9,10, 11	All	25		ns
Low time	t <sub>OLOX</sub>		9,10, 11	All	30		ns
Rise time	t <sub>OLOH</sub>		9,10, 11	All		15	ns
Fall time	t <sub>OHOL</sub>		9,10, 11	All		15	ns
Resolution		See figure 5	9,10, 11	All	1024	1024	level
		V <sub>REF</sub> = 5.0 V ±10%			10	10	bits
Absolute error			9,10, 11	All	0	±4	LSBS
Non-linearity			9,10, 11	All	0	±4	LSBS
Differential non-linearity			9,10, 11	All	0	±2	LSBS
Channel to channel matching			9,10, 11	All	0	±1	LSBS
Off isolation <u>11</u> / <u>12</u> / <u>13</u> /		See figure 5	9,10, 11	All	-60		dB


See footnotes on next sheet.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 10

TABLE I. Electrical performance characteristics - Continued.

- 1/ Case temperatures are instant on.
- $2/V_{REF} = V_{EA} = 5 V \pm 10\%.$
- 3/ Quasi-bidirectional pins include those on Port 1, for P2.6 and P2.7. Standard output pins include TXD, RXD (mode 0 only), PWM and HSO pins. Bus/control pins include CLKOUT, ALE, BHE, RD WR, INST, AND ADD-15.
- <u>4</u>/ Maximum current per pin must be externally limited to the following value if V<sub>OL</sub> is held above 0.45 V: I<sub>OL</sub> on quasi-bidirectional pins an<u>d Ports</u> 3 and 4 when used as ports: 4.0 mA. I<sub>OL</sub> on standard output pins and RESET: 8.0 mA. I<sub>OL</sub> on Bus/control pins: 2.0 mA.
- 5/ During normal (nontransient) operation, the following limits apply: Total I<sub>OL</sub> on Port 1 must<u>not exceed 8.0 mA</u>. Total I<sub>OL</sub> on P2.0, P2.6, RESET and all HSO pins must not exceed 15 mA. Total I<sub>OL</sub> on Port 3 must not exceed 10 mA. Total I<sub>OL</sub> on P2.5, P2.7, and Port 4 must not exceed 20 mA.
- $\underline{6}$ / I<sub>OL</sub> on HSO.X (X = 0, 4, 5) = 1.6 mA at 0.5 V.
- 7/ The term "Address Valid" applies to AD0-15, BHE, and INST.
- $\underline{8}$  / CLKOUT is directly generated as a divide-by-three of the oscillator. The period will be  $3t_{OSC} \pm 10$ ns if  $t_{OSC}$  is constant and the rise and fall times on XTAL1 are less than 10 ns.
- 9/ Maximum specification applies only to ALE. Minimum specification applies to both ALE and ADV.
- 10/ The term "Address" in this definition applies to AD0-7 for 8-bit cycles, and AD0-15 for 16-bit cycles.
- 11/ These values are not tested in production and are based on theoretical estimates and laboratory tests.
- 12/ DC to 100 kHz.
- 13/ Multiplexer break-before-make guaranteed.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 11



	Dir	mensions		
Symbol	Inc	hes	Millim	neters
	Min	Max	Min	Max
А	0.80	.106	2.03	2.69
В	.016	.020	0.41	0.51
B <sub>1</sub> (see note)	.040	.060	1.02	1.52
B <sub>2</sub> (see note)	.030	.040	0.76	1.02
B <sub>3</sub> (see note)	.005	.020	0.13	0.51
С	.008	.012	0.20	0.31
D	1.640	1.870	41.66	47.50
D <sub>1</sub>	.935	.970	23.75	24.64
D <sub>2</sub>	.800	BSC	20.32	BSC
e <sub>1</sub>	.050	BSC	1.27	BSC
L	.375	.450	9.52	11.43
L <sub>1</sub>	.040	.060	1.02	1.52
N	6	8	6	8
S	.066	.087	1.68	2.21
S <sub>1</sub>	.050		1.27	

Note: These are typical values.

FIGURE 1. Case outline Y - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	13

Device type		01	
Case outline		Y	
Pin number	Pin symbol	Pin number	Pin symbol
1	V <sub>CC</sub> EA	35	HSO.3
2		36	V <sub>SS</sub>
3	NMI	37	V <sub>PP</sub>
4	ACH3/P0.3	38	P2.7
5	ACH1/P0.1	39	PWM/P2.5
6	ACH0/P0.0	40	WR/WRL
7	ACH2/P0.2	41	BHE/WRH
8	ACH6/P0.6	42	T2RST/P2.4
9	ACH7/P0.7	43	READY
10	ACH5/P0.5	44	T2CLK/P2.3
11	ACH4/P0.4	45	AD15/P4.7
12	ANGND	46	AD14/P4.6
13	V <sub>REF</sub>	47	AD13/P4.5
14	V <sub>PD</sub>	48	AD12/P4.4
15	EXTINT/P2.2	49	AD11/P4.3
16	RESET	50	AD10/P4.2
17	RXD/P2.1	51	AD9/P4.1
18	TXD/P2.0	52	AD8/P4.0
19	P1.0	53	AD7/P3.7
20	P1.1	54	AD6/P3.6
21	P1.2	55	AD5/P3.5
22	P1.3	56	AD4/P3.4
23	P1.4	57	AD3/P3.3
24	HSI.0	58	AD2/P3.2
25	HSI.1	59	AD1/P3.1
26	HSO.4/HIS.2	60	AD0/P3.0
27	HSO.5/HIS.3	61	RD
28	HSO.0	62	ALE/ADV
29	HSO.1	63	INST
30	P1.5	64	BUSWIDTH
31	P1.6	65	CLKOUT
32	P1.7	66	XTAL2
32	P2.6	67	XTAL2 XTAL1
33 34	HSO.2	68	V <sub>SS</sub>
34	1130.2	00	v ss


FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	14

Device type		01	
Case outline		Z	
Pin number	Pin symbol	Pin number	Pin symbol
1 III IIdilibei	1 III Symbol		T III Symbol
1	ACH7/P0.7	35	READY
2	ACH6/P0.6	36	T2RST/P2.4
3	ACH2/P0.2	37	BHE
4	ACH0/P0.0	38	WR
5	ACH1/P0.1	39	PWM/P2.5
6	ACH3/P0.3	40	P2.7
7	NMI	41	V <sub>PP</sub>
8	FA	42	V <sub>SS</sub>
9	V <sub>cc</sub>	43	HSO.3
10	V <sub>ss</sub>	44	HSO.2
11	XTAL1	45	P2.6
12	XTAL2	46	P1.7
13	CLKOUT	47	P1.6
14	BUSWIDTH	48	P1.5
15	INST	49	HSO.1
16	AL <u>E/A</u> DV	50	HSO.0
17	RD	51	HSO.5/HSI.3
18	AD0/P3.0	52	HSO.4/HSI.2
19	AD1/P3.1	53	HSI.1
20	AD2/P3.2	54	HSI.0
21	AD3/P3.3	55	P1.4
22	AD4/P3.4	56	P1.3
23	AD5/P3.5	57	P1.2
24	AD6/P3.6	58	P1.1
25	AD7/P3.7	59	P1.0
26	AD8/P4.0	60	TXD/P2.0
27	AD9/P4.1	61	RXD/P2.1
28	AD10/P4.2	62	RESET
29	AD11/P4.3	63	EXTINT/P2.2
30	AD12/P4.4	64	V <sub>PD</sub>
31	AD13/P4.5	65	V <sub>REF</sub>
32	AD14/P4.6	66	ANGND
33	AD15/P4.7	67	ACH4/P0.4
34	T2CLK/P2.3	68	ACH5/P0.5

FIGURE 2. Terminal connections - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	15



Mnemonic	Oper-	Oper- ands Operation (note 1)		Flags						
Milemonic	anus		Z	Ν	С	V	VT	ST	Notes	
ADD/ADDB	2	$D \leftarrow D + A$	$\checkmark$		$\checkmark$	$\checkmark$	↑			
ADD/ADDB	3	$D \leftarrow B + A$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	↑			
ADDC/ADDCB	2	$D \leftarrow D + A + C$	$\downarrow$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$			
SUB/SUBB	2	$D \leftarrow D - A$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$			
SUB/SUBB	3	$D \leftarrow B - A$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$			
SUBC/SUBCB	2	D ← D - A + C – 1	$\downarrow$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$			
CMP/CMPB	2	D – A	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$			
MUL/MULU	2	D, D + 2 ← D*A						?	2	
MUL/MULU	3	D, D + 2 ← B*A						?	2	
MULB/MULUB	2	D, D + 1 ← D*A						?	3	
MULB/MULUB	3	D, D + 1 ← B*A						?	3	
DIVU	2	D ← (D, D + 2)/A, D + 2 ← remainder				$\checkmark$	¢		2	
DIVUB	2	D ← (D, D + 1)/A, D + 1 ← remainder				$\checkmark$	↑		3	
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$				?	ſ			
DIVB	2	D ← (D, D + 1)/A, D + 1 ← remainder				?	ſ			
AND/ANDB	2	$D \leftarrow D$ and $A$	$\checkmark$	$\checkmark$	0	0				
AND/ANDB	3	$D \leftarrow B \text{ and } A$	$\checkmark$	$\checkmark$	0	0				
OR/ORB	2	$D \leftarrow D \text{ or } A$	$\checkmark$	$\checkmark$	0	0				
XOR/XORB	2	$D \leftarrow D$ (excl. or) A	$\checkmark$	$\checkmark$	0	0				
LD/LDB	2	$D \leftarrow A$								
ST/STB	2	$A \leftarrow D$								
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow Sign(A)$							3,4	
LDBZE	2	D ← A; D + 1 ← 0							3,4	

	Oper-				Fl	ags			
Mnemonic	ands	Operation (note 1)	Z	Ν	С	V	VT	ST	Notes
PUSH	1	$SP \leftarrow SP \text{ - 2; (SP)} \leftarrow A$							
POP	1	$A \leftarrow (SP);  SP \leftarrow SP + 2$							
PUSHF	0	$\begin{array}{l} SP \leftarrow SP \text{ - } 2;  (SP) \leftarrow PSW; \\ PSW \leftarrow 0000H  I \leftarrow 0 \end{array}$	0	0	0	0	0	0	
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2;  I \leftarrow \checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SJMP	1	$PC \leftarrow PC + 11$ -bit offset							5
LJMP	1	$PC \leftarrow PC + 16$ -bit offset							5
BR (indirect)	1	$PC \leftarrow (A)$							
SCALL	1	$SP \leftarrow SP - 2; (SP) \leftarrow PC;$ $PC \leftarrow PC + 11$ -bit offset							5
LCALL	1	$SP \leftarrow SP - 2; (SP) \leftarrow PC;$ $PC \leftarrow PC + 16$ -bit offset							5
RET	0	$PC \leftarrow (SP);  SP \leftarrow SP + 2$							
J (conditional)	1	PC ← PC + 8-bit offset (if taken)							5
JC	1	Jump if C = 1							5
JNC	1	Jump if C = 0							5
JE	1	Jump if Z = 1							5
JNE	1	Jump if Z = 0							5
JGE	1	Jump if N = 0							5
JLT	1	Jump if N = 1							5
JGT	1	Jump if $N = 0$ and $Z = 0$							5
JLE	1	Jump if $N = 1$ and $Z = 1$							5
JH	1	Jump if $C = 1$ and $Z = 0$							5
JNH	1	Jump if $C = 0$ and $Z = 1$							5
JV	1	Jump if V = 1							5

FIGURE 4. Instruction set summary - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-89596
	REVISION LEVEL E	SHEET 18

Maamonio	Oper-	Operation (pote 1)		<u>.</u>	Fla	ags	<u>.</u>		Notor
Mnemonic	ands	Operation (note 1)	Z	Ν	С	V	VT	ST	Notes
JNV	1	Jump if V = 0							5
JVT	1	Jump if VT = 1; Clear VT					0		5
JNVT	1	Jump if VT = 0; Clear VT					0		5
JST	1	Jump if ST = 1							5
JNST	1	Jump if ST = 0							5
JBS	3	Jump if specified bit = 1							5,6
JBC	3	Jump if specified bit = 0							5,6
DJNZ	1	D ← D - 1; if D ≠ 0 then PC ← PD + 8-bit offset							5
DEC/DECB	1	$D \leftarrow D - 1$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$		
NEG/NEGB	1	$D \leftarrow 0 - D$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	1		
INC/INCB	1	D ← D + 1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\uparrow$		
EXT	1	$D \leftarrow D; D + 2 \leftarrow Sign (D)$	$\checkmark$	$\checkmark$	0	0			2
ЕХТВ	1	$D \leftarrow D; D + 1 \leftarrow Sign (D)$	$\checkmark$	$\checkmark$	0	0			3
NOT/NOTB	1	D ← Logical not (D)	$\checkmark$	$\checkmark$	0	0			
CLR/CLRB	1	D ← 0	1	0	0	0			
SHL/SHLB/SHLL	2	$C \leftarrow msb 1sb \leftarrow 0$	$\checkmark$	?	$\checkmark$	$\checkmark$	$\uparrow$		7
SHR/SHRB/SHRL	2	0 ſ msb 1sb ſ C	$\checkmark$	?	$\checkmark$	0		$\checkmark$	7
SHRA/SHRAB/SHRAL	2	msb í msb 1sb í C	$\checkmark$	$\checkmark$	$\checkmark$	0		$\checkmark$	7
SETC	0	C ← 1			1				
CLRC	0	C ← 0			0				
CLRVT	0	$VT \leftarrow 0$					0		
RST	0	PC ← 2080H	0	0	0	0	0	0	8
DI	0	Disable all interrupts (I $\leftarrow$ 0)							
EI	0	Disable all interrupts (I $\leftarrow$ 1)							


<b>M</b>	Oper-				FI	ags			
Mnemonic	ands	Operation (note 1)	Z	Ν	С	V	VT	ST	Notes
NOP	0	$PC \leftarrow PC + 1$							
SKIP	0	$PC \leftarrow PC + 2$							
NORML	2	Left shift until msb = 1; D $\leftarrow$ shift count	$\checkmark$	?	0				7
TRAP	0	$SP \leftarrow SP - 2; (SP) \leftarrow PC$ $PC \leftarrow (2010H)$							9

NOTES:


- 1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
- 2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
- 3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.
- 4. Changes a byte to a word.
- 5. Offset is a 2's complement number.
- 6. Specified bit is one of the 2048 bits in the register file.
- 7. The "L" (long) suffix indicates double-word operation.
- 8. Initiates a reset by pulling RESET low. Software should reinitialize all the necessary registers with code starting at 2080H.
- 9. The assembler will not accept the mnemonic.


FIGURE 4. Instruction set summary - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	20



STANDARD<br/>MICROCIRCUIT DRAWINGSIZE<br/>ASIZE<br/>ADEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 43218-3990REVISION LEVEL<br/>ESHEET<br/>21





#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8 , 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 8A, 10 or 1, 2, 3

#### TABLE II. Electrical test requirements.

 $\underline{1}$  PDA applies to subgroups 1 and 7.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>S</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero failures shall be required.
  - d. Subgroups 7 and 8 shall include verification of the programming set. See figure 4.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 24

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Symbols, definitions and functional descriptions</u>. The symbols, definitions, and functional descriptions for this device shall be as shown in table III.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	25

# TABLE III. Terminal descriptions.

Symbol	Name and function			
V <sub>CC</sub>	Main supply voltage (5 V).			
$V_{SS}$	Digital circuit ground (0 V). There are two VSS pins, both of which must be connected.			
V <sub>PD</sub>	RAM standby supply voltage (5 V). This voltage must be present during normal operation. I a power down condition (i.e., $V_{CC}$ drops to zero), if RESET is activated before $V_{CC}$ drops below specification and $V_{PD}$ continues to be held with specification, the top 16 bytes in the register file will retain their contents. RESET must be held low during the power down and should not be brought high until $V_{CC}$ is within specification and the oscillator has stabilized.			
$V_{REF}$	Reference voltage to the A/D converter (5 V). $V_{REF}$ is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0.			
ANGND	Reference ground for the A/D converter. Must be held at normally the same potential as $V_{SS}$ .			
V <sub>PP</sub>	Used as the programming voltage for EPROM parts only. This pin has no function for the 8097BH device.			
XTAL1	Input of the oscillator inverter and of the terminal clock generator.			
XTAL2	Output of the oscillator inverter.			
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is one-third the oscillator frequency. It has a 33 percent duty cycle.			
RESET	Reset input to the chip, input low for at least two state times to reset the chip. The subsequent low-to-high transition resynchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.			
BUSWIDTH	Input for bus width selection. If CCR bit one is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a zero an 8-bit cycle occurs. If CCR bit one is a zero, the bus is always an 8-bit bus. If this pin is left unconnected, it will rise to $V_{CC}$ .			
NMI	A positive transition causes a vector to external memory location 0000H. External memory form 00H through 0FFH is reserved for development systems.			
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.			
ĒĀ	Input for memory select (external access). EA is tied to a TTL-low causing accesses to locations 2000H through 3FFFH to be directed to off-chip memory.			
ALE/ADV	Address latch enable or Address valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory access.			
RD	Read signal output to external memory. RD is activated only during external memory reads.			
WR/WRL	Write and Write low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 26

	TABLE III. Terminal descriptions – Continued.
Symbol	Name and function
BHE/WRH	Bus high enable or Write high output to external memory, as selected by the CCR. $\overline{BHE} = 0$ selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte <u>of the</u> data bus. <u>Thus</u> accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an old memory location. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. The bus cycle can be lengthened by up to 1 $\mu$ s. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready, is available through configuration of CCR. READY has a weak internal pullup, so it goes to one unless externally pulled low.
HIS	Inputs to high speed input unit. Four HSI pins are available: HSI.0, HSI.1, HIS.2, HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO unit.
HSO	Outputs from high speed output unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multifunctional port. Six of its pins are shared with other functions, the remaining two pins are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-89596
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 27

### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 09-05-05

Approved sources of supply for SMD 5962-89596 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8959601YA	3V146	MQ8097BH/BYA
5962-8959601YC	3V146	MQ8097BH/BYC
5962-8959601ZA	3V146	MG8097BH/BZA
5962-8959601ZC	3V146	MG8097BH/BZC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

3V146

Rochester Electronics, Inc. 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.