

## F100180

# High-Speed 6-Bit Adder

The F100180 is a high-speed 6-bit adder capable of performing a full 6-bit addition of two operands. Inputs for the adder are active-LOW Carry, Operand A, and Operand B; outputs are Function, active-LOW Carry Generate, and active-LOW Carry Propagate. When used with the F100179 Full Carry Lookahead as a second order lookahead block, the F100180 provides high-speed addition of very long words. All inputs have 50 k $\Omega$  pull-down resistors.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - · Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# F100180 High-Speed 6-Bit Adder


#### **General Description**

The F100180 is a high-speed 6-bit adder capable of performing a full 6-bit addition of two operands. Inputs for the adder are active-LOW Carry, Operand A, and Operand B; outputs are Function, active-LOW Carry Generate, and ac-

tive-LOW Carry Propagate. When used with the F100179 Full Carry Lookahead as a second order lookahead block, the F100180 provides high-speed addition of very long words. All inputs have 50 k $\Omega$  pull-down resistors.

Ordering Code: See Section 8

### **Logic Symbol**




TL/F/9872+3

Pin Names	Description
A <sub>0</sub> -A <sub>5</sub>	Operand A Inputs
B <sub>0</sub> -B <sub>5</sub>	Operand B Inputs
□ C <sub>n</sub>	Carry Input (Active LOW)
ੀ <b>ਫ</b> ੰਂ	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
F <sub>0</sub> -F <sub>5</sub>	Function Outputs


### **Connection Diagrams**

## 24-Pin DIP




TL/F/9872-1

#### 24-Pin Quad Cerpak



TL/F/9872-2

# **Logic Diagram**



### **Logic Equations**

```
P_i = A_i \oplus B_i
```

$$G_i = A_i B_i$$

$$i = 0, 1, 2, 3, 4, 5$$

$$\mathsf{F_0}=\mathsf{P_0}\oplus\mathsf{C_n}$$

$$F_1 = P_1 \oplus (G_0 + P_0 C_n)$$

$$F_2 = P_2 \oplus (G_1 + P_1G_0 + P_1P_0C_n)$$

$$F_3 = P_3 \oplus (G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n)$$

$$F_4 = P_4 \oplus (G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_n)$$

$$F_5 = P_5 \oplus (G_4 + P_4G_3 + P_4P_3G_2 + P_4P_3P_2G_1 + P_4P_3P_2P_1G_0 + P_4P_3P_2P_1P_0C_n)$$

$$\overline{P} = \overline{P_0P_1P_2P_3P_4P_5}$$

$$\overline{G} = \overline{G_5 + P_5G_4 + P_5P_4G_3 + P_5P_4G_3G_2 + P_5P_4P_3P_2G_1 + P_5P_4P_3P_2P_1G_0}$$

### Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C Storage Temperature

Maximum Junction Temperature (T<sub>J</sub>)

Input Voltage (DC) Output Current (DC Output HIGH) + 150°C

0°C to +85°C Case Temperature under Bias (T<sub>C</sub>) VEE Pin Potential to Ground Pin -7.0V to +0.5V $V_{EE}$  to +0.5V $-50 \, \text{mA}$ Operating Range (Note 2) -5.7V to -4.2V

#### **DC Electrical Characteristics**

 $V_{EE} = -4.5V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	s (Note 4)	
V <sub>OH</sub>	Output HIGH Voltage	- 1025	-955	-880	m∨	V <sub>IN</sub> = V <sub>IH</sub> (Max)	Loading with	
Vol	Output LOW Voltage	-1810	-1705	- 1620	,,,,,	or V <sub>IL (Min)</sub>	$50\Omega$ to $-2.0V$	
V <sub>OHC</sub>	Output HIGH Voltage	-1035			m∨		Loading with	
V <sub>OLC</sub>	Output LOW Voltage			- 1610		or V <sub>IL (Max)</sub>	50Ω to -2.0V	
V <sub>IH</sub>	Input HIGH Voltage	-1165		-880	m∨	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	- 1810		- 1475	m∨	Guaranteed LOW Signal for All Inputs		
I <sub>I</sub> L	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL  (Min)}$		

#### **DC Electrical Characteristics**

 $V_{EE} = -4.2V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	ns (Note 4)	
V <sub>OH</sub>	Output HIGH Voltage -1020 -870 mV	m\/	V <sub>IN</sub> = V <sub>IH (Max)</sub>	Loading with				
V <sub>OL</sub>	Output LOW Voltage	-1810		1605	""	or V <sub>IL (Min)</sub>	50Ω to ~2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	<b>-1030</b>			m∨	1 114 111 (1411)	Loading with	
Volc	Output LOW Voltage			<b>- 1595</b>		or V <sub>IL (Max)</sub>	50Ω to -2.0V	
V <sub>IH</sub>	Input HIGH Voltage	1150		<b>−870</b>	m∨	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1810		-14 <b>7</b> 5	mV	Guaranteed LOW Signal for All Inputs		
1 <sub>IL</sub>	Input LOW Current	0.50			μΑ	V <sub>IN</sub> = V <sub>IL</sub> (Min)		

#### **DC Electrical Characteristics**

 $V_{EE} = -4.8V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
VoH	Output HIGH Voltage	- 1035		-880	mV	$V_{IN} = V_{IH \text{ (Max)}}$	Loading with	
VOL	Output LOW Voltage	- 1830		- 1620		or V <sub>IL (Min)</sub>	$50\Omega$ to $-2.0V$	
V <sub>OHC</sub>	Output HIGH Voltage	- 1045			mV	1 11 11 11 11 11	Loading with	
V <sub>OLC</sub>	Output LOW Voltage			<b>-1610</b>		or V <sub>IL (Max)</sub>	50Ω to -2.0V	
V <sub>IH</sub>	Input HIGH Voltage	-1165		-880	m∨	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	- 1830		-1490	mV	Guaranteed LOW Signal for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL  (Min)}$		

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Parametric values specified at -4.2V to -4.8V.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DC Electrical Characteristics  $V_{EE}=-4.2V$  to -4.8V unless otherwise specified,  $V_{CC}=V_{CCA}=GND$ ,  $T_{C}=0^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions
hн	Input HIGH Current All Inputs			220	μΑ	V <sub>IN</sub> = V <sub>IH (Max)</sub>
lEE	Power Supply Current	-290	- 195	- 135	mA	Inputs Open

# Ceramic Dual-In-Line Package AC Electrical Characteristics $V_{EE} = -4.2 V$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T <sub>C</sub> = 0°C		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to F <sub>n</sub>	1.10	4.70	1.10	4.60	1.10	4.70	ns	Figures 1 and 2
t <sub>PLH</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to P	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t <sub>PLH</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to G	1.40	3.90	1.40	3.80	1.40	3.90	ns	
t <sub>PLH</sub>	Propagation Delay C <sub>n</sub> to F <sub>n</sub>	1.10	4.00	1.10	3.90	1.10	4.00	ns	
t <sub>TLH</sub>	Transition Time 20% to 80%, 80% to 20%	0.45	2.40	0.45	2.30	0.45	2.40	ns	

# Cerpak AC Electrical Characteristics $V_{EE} = -4.2V$ to -4.8V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^{\circ}C$		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to F <sub>n</sub>	1.10	4.50	1.10	4.40	1.10	4.50	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to P	1.00	2.80	1.00	2.80	1.00	3.10	ns	
t <sub>PLH</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to <del>G</del>	1.40	3.70	1.40	3.60	1.40	3.70	ns	Figures 1 and 2
t <sub>PLH</sub>	Propagation Delay  C n to F n	1.10	3.80	1.10	3.70	1.10	3.80	ns	
t <sub>TLH</sub>	Transition Time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	




FIGURE 1. AC Test Circuit

TL/F/9872-6




FIGURE 2. Propagation Delay and Transition Times

#### Notes:

 $V_{CC}$ ,  $V_{CCA} = +2V$ ,  $V_{EE} = -2.5V$ 

L1 and L2 = equal length  $50\Omega$  impedance lines

 $R_T = 50\Omega$  terminator internal to scope

Decoupling 0.1  $\mu\text{F}$  from GND to  $V_{CC}$  and  $V_{EE}$ 

All unused outputs are loaded with 50  $\!\Omega$  to GND

 $C_L = \text{Fixture and stray capacitance} \leq 3 \text{ pF}$ 

Pin numbers shown are for flatpak; for DIP see logic symbol