

54H78, 54LS78, 74H78, 74LS78

Dual JK Flip-Flop

The 'H78 is a dual JK master/slave flip-flop with separate Direct Set inputs, a common Direct Clear input and a common Clock Pulse input. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave. The logic state of the J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



78

4-90

INPUT LOADIN	G/FAN-OUT: See Section 3 for U.L. definition	s	
PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J <u>1,</u> J2, K1, K2	Data Inputs	1.25/1.25	0.5/0.25
CP	Clock Pulse Input (Active Falling Edge)	2.5/2.5	4.0/1.0
	Direct Clear Input (Active LOW)	5.0/5.0	3.0/1.0
SD1, SD2	Direct Set Inputs (Active LOW)	2.5/2.5	1.5/0.5
Q ₁ , Q ₁ , Q ₂ , Q ₂	Outputs	12.5/12.5	10/5.0
			(2.5)

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

.

SYMBOL	PARAMETER	54/74H		54/74LS			CONDITIONS	
		Min	Мах	Min	Max	- Chille	CONDITIONS	
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V	

AC CHARACTERISITICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54	54/74H CL = 25 pF RL = 280 Ω		74LS	UNITS	CONDITIONS
		CL = RL =			15 pF		
		Min	Мах	Min	Max		
fmax	Maximum Clock Frequency	25		30		MHz	Figs. 3-1, 3-9
tесн tенс	Propagation Delay CP to Q _n or Q _n		21 27		20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay Cp or Spn to Qn or Qn		13 24		20 30	ns	Figs. 3-1, 3-10

78

SYMBOL	PARAMETER	54/74H		54/74LS		LINITS	CONDITIONS
		Min	Max	Min	Max	UNITS	CONDITIONS
ts (H)	Setup Time HIGH Jn or Kn to CP	0		20		ns	Fig. 3-18 (′H78) Fig. 3-7 (′LS78)
t _h (H)	Hold Time <u>HIG</u> H J _n or K _n to CP	0		0		ns	
ts (L)	Setup Time LOW Jn or Kn to CP	0		20		ns	
t _h (L)	Hold Time LOW Jn or Kn to CP	0		0		ns	
t _w (H) t _w (L)	CP Pulse Width	12 28		20 13.5		ns	Fig. 3-9
t _w (L)	CD or SDn Pulse Width LOW	16		25		ns	Fig. 3-10