

# 54LS168 Synchronous Bi-Directional

#### BCD Decade Counter

The 54LS168 is a fully synchronous 4-state up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a  $U/\overline{D}$  input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# 54LS168 Synchronous Bi-Directional BCD Decade Counter


# **General Description**

The 54LS168 is a fully synchronous 4-state up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

# **Connection Diagram**


# **Logic Symbol**

Dual-In-Line Package



TL/F/10207-1

Order Number 54LS168DMQB, 54LS168FMQB or 54LS168LMQB See NS Package Number E20A, J16A or W16A



V<sub>CC</sub> = Pin 16 GND = Pin 8

Pin Names	Description		
CEP	Count Enable Parallel Input (Active LOW		
CET	Count Enable Trickle Input (Active LOW)		
CP	Clock Pulse Input (Active Rising Edge)		
P0-P3	Parallel Data Inputs		
PE	Parallel Enable Input (Active LOW)		
U/D	Up-Down Count Control Input		
Q0-Q3	Flip-Flop Outputs		
TC	Terminal Count Output (Active LOW)		

# Absolute Maximum Ratings (Note)

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage

5.5V

Input Voltage

Operating Free Air Temperature Range

54LS

-55°C to +125°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	V-West			
		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2	100 Y2C		V
V <sub>IL</sub>	Low Level Input Voltage			0.7	V
Гон	High Level Output Current	28		-0.4	mA
loL	Low Level Output Current	S SAME		4	mA
TA	Free Air Operating Temperature	-55		125	°C
t <sub>s</sub> (H) Setup Time HIGH or LOW t <sub>s</sub> (L) P <sub>n</sub> , CEP or CET to CP		15 15			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)					ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	****				ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW PE to CP	0			ns
t <sub>s</sub> (H) Setup Time HIGH or LOW t <sub>s</sub> (L) U/D to CP		25 25			ns
th (H)         Hold Time HIGH or LOW           th (L)         U/D to CP		0			ns
t <sub>w</sub> (H) CP Pulse Width HIGH or LOW t <sub>w</sub> (L)		20 20			ns

# Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			Meter name	-1.5	٧
Vон	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max, V <sub>IH</sub> = Min			N NICO		٧
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, i <sub>OL</sub> = Max, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max				0.4	٧
l <sub>t</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 10.0V				0.1	mA
I <sub>IH</sub> High Level Input Cu	High Level Input Current		Inputs			20	
			CET			40	μА
l <sub>IL</sub> Low Level Input Curre	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$	Data	-0.5		-400	
			CP, PE, U/D, CEP	-30		-400	μΑ
			CET	-60		-800	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-20	70.70.00	-100	mA
lcc	Supply Current	V <sub>CC</sub> = Max (Note 3)				34	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open and all inputs grounded.

Switching Characteristics  $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$  (See Section 1 for test waveforms and output load)

		54L	Units	
Symbol	Parameter  Maximum Clock Frequency	C <sub>L</sub> = 15 pF		
608X		Min	Max	
fMax		25	(A 10 10 10 10 10 10 10 10 10 10 10 10 10	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>		20 20	ns
tplH tpHL	Propagation Delay CP to TC		30 30	ns
<sup>t</sup> PLH t <sub>PHL</sub>	Propagation Delay CET to TC		15 20	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay U/D to TC		25 25	ns

## **Functional Description**

The 'LS168 uses edge-triggered D-type flip-flops and has no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 9 in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flipflop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equation below).


- 1. Count Enable = CEP CET PE
- 2. Up:  $\overline{TC} = Q0 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{CET}$
- 3. Down:  $\overline{TC} = Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{CET}$

#### 'LS168 Mode Select Table

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	Х	X	Load $(P_n \rightarrow Q_n)$
Н	L	L	Н	Count Up (Increment)
Н	L	L	L	Count Down (Decrement)
Н	н	X	X	No Change (Hold)
Н	х	н	Х	No Change (Hold)

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

#### **State Diagram**



TL/F/10207-3

## **Logic Diagram**

