

74FR16245

16-Bit Transceiver with 3-STATE Outputs

The 74FR16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B Ports. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The transmit/receive (T/\overline{R}_n) inputs determine the direction of data flow through the transceiver. The output enable (\overline{OE}_n) inputs disable both A and B Ports by placing them in a high impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

74FR16245 16-Bit Transceiver with 3-STATE Outputs

FAIRCHILD

SEMICONDUCTOR

74FR16245 16-Bit Transceiver with 3-STATE Outputs

General Description

The 74FR16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 64 mA on both the A and B Ports. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The transmit/ receive (T/R_n) inputs determine the direction of data flow through the transceiver. The output enable (\overline{OE}_n) inputs disable both A and B Ports by placing them in an high impedance state.

Features

- Non-inverting buffers
- Bidirectional data paths
- A and B output sink capability of 64 mA, source capability of 15 mA
- Separate control pins for each byte
- Guaranteed pin-to-pin skew
- Low 3-STATE IIL
- 16-Bit version of the 74F245 or 74F645

Ordering Code:

Order Number	Package Number Package Description	
74FR16245QC	V44A	44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square
74FR16245SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams Pin Assignment for SSOP Pin Assignment for PLCC B₁₂V_{CC}B₁₁B₁₀GND B₉ B₈ B₇ B₆ B₅ B₄ 17 16 15 14 13 12 11 10 9 8 7 48 T/R₁ B₀ 47 • A₀ 6 8₃ 5 8₂ 4 GND 3 8₁ 2 8₀ 1 T/R₁ B₁ A1 45 - GND GND В2 44 Α2 B3 43 - A3 42 V_{CC} V_{CC} 41 В₄ Α4 40 43 A₀ B₅ · - A5 42 A₁ GND 10 39 - GND B₆ -11 38 - A6 K 40 A2 V_{CC} 28 🚬 37 B₇ -12 • A₇ 36 13 - A₈ B_R 35 — A₉ 34 — GN 29 30 31 32 33 34 35 36 37 38 39 B₉ 14 A11 A10 A9 A8 A7 A6 GND A5 A4 VCC A3 GND 15 - GND 16 33 — A₁₀ B₁₀ Logic Symbol 32 B₁₁ 17 - A₁₁ 32 A11 31 V_{CC} 18 Vcc 30 A₁₂ 29 A₁₃ 19 B₁₂ • 1 B₁₃ 20 An A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 GND 21 28 — GND OF. 0E-27 — A₁₄ 26 — A₁₅ 22 B₁₄ • T∕R∕ T/R 23 B₁₅ T/R₂ 25 OE, 24 B₁ B₂ B₃ B₄ B₅ B₆ B₇ B₈ B₉ B₁₀ B₁₁ B₁₂ B₁₃ B₁₄ B₁₅ Bo

Pin Descriptions


74FR16245

Pin Names	Description				
OEn	Output Enable Input				
T/R _n	Transmit/Receive Input				
A ₀ -A ₁₅	A Bus Inputs/3-STATE Outputs				
B ₀ -B ₁₅	B Bus Inputs/3-STATE Outputs				

Truth Table

Inputs				Output Operating Mode			
Byte1 (0:7)		Byte2 (8:15)					
OE ₁	T/R ₁	OE ₂	T/R ₂	Byte1 (0:7)	Byte2 (8:15)		
L	L	Н	Х	Bus B Data to A	High Z State		
L	н	Н	Х	Bus A Data to B	High Z State		
н	х	L	L	High Z State	Bus B Data to A		
н	х	L	н	High Z State	Bus A Data to B		
L	L	L	L	Bus B Data to A	Bus B Data to A		
L	н	L	н	Bus A Data to B	Bus A Data to B		
Н	Х	н	Х	High Z State	High Z State		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	Twice the Rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature
Supply Voltage

74FR16245

0°C to +70°C +4.5V to +5.5V

• 1. Absolute maximum rations are values beyond which the device

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp			-1.2	V	Min	I _{IN} = -18 mA
	Diode Voltage			1.2	v		
V _{OH}	Output HIGH	2.4	2.8				I _{OH} = - 3 mA
	Voltage	2.0	2.44		V	Min	I _{OH} = - 15 mA
							(A _n , B _n)
V _{OL}	Output LOW		0.45	0.55	V	Min	I _{OL} = 64 mA
	Voltage		0.10	0.00	•		(A _n , B _n)
I _{IH}	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7.0	μA	Max	V _{IN} = 7.0V
	Break-Down Test			1.0	μι	max	$(\overline{OE}_n, T/\overline{R}_n)$
I _{BVIT}	Input HIGH Current			0.1	mA	Max	V _{IN} = 5.5V
	Breakdown Test (I/O)			0.1	110 (Max	(A _n , B _n)
I _{IL}	Input LOW			-150	μΑ	Max	$V_{IN} = 0.5V (T/\overline{R}_n, A_n, B_n)$
	Current			-100	μΑ	Max	$V_{IN} = 0.5V (\overline{OE}_n)$
I _{OS}	Output Short-Circuit	100					$V_{OUT} = 0V$
	Current	-100		-225	mA	Max	(A _n , B _n)
I _{IH} +	Output Leakage		0	25		Max	$V_{OUT} = 2.7V$
I _{OZH}	Current		0	25	μA	IVIAX	(A _n , B _n)
I _{IL} +	Output Leakage		-20	-150	μA	Max	$V_{OUT} = 0.5V$
I _{OZL}	Current		-20	-150	μΛ	IVIAA	(A _n , B _n)
I _{CEX}	Output HIGH Leakage			50	μA	Max	V _{OUT} = V _{CC}
	Current			50	μΛ	IVIAA	(A _n , B _n)
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA
	Test	4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Circuit			3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$
	Leakage Current			0.10	μι	0.0	All Other Pins Grounded
I _{ZZ}	Bus Drainage			100	μA	0.0	V _{OUT} = 5.25V
	Test			100	μιτ	0.0	(A _n , B _n)
I _{CCH}	Power Supply Current		70	105	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		127	165	mA	Max	$V_{O} = LOW$
I _{CCZ}	Power Supply Current		71	105	mA	Max	V _O = HIGH Z
C _{IN}	Input Capacitance		8.0		pF	5.0	OE, T/R
			17.0		pF	5.0	A _n , B _n

www.fairchildsemi.com

74FR16245

AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Unit
		Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation Delay	1.3	2.7	4.3	1.3	4.3	
t _{PHL}	A _n to B _n or B _n to A _n	1.3	2.2	4.3	1.3	4.3	ns
t _{PZH}	Output Enable Time	3.9	6.9	13.9	3.9	13.9	ns
t _{PZL}		3.9	9.7	13.9	3.9	13.9	115
t _{PHZ}	Output Disable Time	1.8	3.9	6.3	1.8	6.3	
t _{PLZ}		1.8	4.4	6.3	1.8	6.3	ns

Extended AC Characteristics

Symbol	Parameter		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ 16 Outputs Switching (Note 4)			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 250 \text{ pF}$ (Note 5)	
		Ν	/lin	Max	Min	Max	-
t _{PLH}	Propagation Delay	,	1.3	5.8	3.2	3.2 8.2	
t _{PHL}	A _n to B _n or B _n to A _n		1.3	5.8	3.2	8.2	ns
t _{PZH}	Output Enable Time	:	3.9	14.6			ns
t _{PZL}		3	3.9	14.6			115
t _{PHZ}	Output Disable Time	ŕ	1.8	6.3			
t _{PLZ}		ŕ	1.8	6.3			ns
t _{OSHL}	Pin-to-Pin Skew		1.2				
(Note 3)	for HL Transitions						ns
t _{OSLH}	Pin-to-Pin Skew		2.2				
(Note 3)	for LH Transitions						ns
t _{OST} (Note 3)	Pin-to-Pin Skew for HL/LH Transitions			2.5			ns

Note 3: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}) LOW-to-HIGH (t_{OSLH}), or HIGH-to-LOW and/or LOW-to-HIGH (t_{OST}). Specifications guaranteed with all outputs switching in phase.

Note 4: This specification is guaranteed but not tested The limits apply to propagation delays for all paths described switching in phase,

i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

