

93L422

256 x 4-Bit Static RAM

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



93L422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

Description

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time 93L422 — 60 ns Max 93L422A — 45 ns Max
- Military Address Access Time 93L422 — 75 ns Max 93L422A — 55 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.25 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature


Pin Names

A0-A7	Address inputs	
D0-D3	Data Inputs	
CS ₁	Chip Select Input	(


CS1 Chip Select Input (Active LOW)
CS2 Chip Select Input (Active HIGH)
WE Write Enable Input (Active LOW)
OE Output Enable Input (Active LOW)

O₀-O₃ Data Outputs


Logic Symbol




Connection Diagrams 22-Pin DIP (Top View)




24-Pin Flatpak (Top View)



24-Pin Leadless Chip Carrier (Top View)



Logic Diagram



Functional Description

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}) input. When \overline{WE} is

held LOW and the chip is selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least $twsD_{(min)}$ plus $tw_{(min)}$ plus $twHD_{(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $\{O_0-O_3\}$.

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

93L422

Truth Table

	100000000000000000000000000000000000000	Outputs	Inputs			
10000	Mode	3-State	WE	CS ₂	CS ₁	ŌE
	Not Selected	HIGH Z	Х	Х	н	X
	Not Selected	HIGH Z	×	L	×	X
	READ	D _{OUT}	н	H	L	L
	WRITE	HIGH Z	L	н	L	X
	Output Disabled	HIGH Z	X	X	X	н

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW) High Z = High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	Wines Washington
Vol	Output LOW Voltage		0.3	0.45	٧	Vcc = Min, Io	L = 8 mA
VIH	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Volta for All Inputs ⁵	
VIL	Input LOW Voltage		1.5	0.8	٧	Guaranteed In for All Inputs 5	put LOW Voltage
Vон	Output HIGH Voltage	2.4			V	V _{CC} = Min, I _O	_H = -5.2 mA
lıL.	Input LOW Current		-150	-300	μА	V _{CC} = Max, V _I	N = 0.4 V
l _{ін}	Input HIGH Current		1.0	40	μА	V _{CC} = Max, V _I	N = 4.5 V
I _{IHB}	Input Breakdown Current			1.0	mA	Vcc = Max, Vi	
Vic	Input Diode Clamp Voltage		-1.0	-1.5	٧	Vcc = Max, In	ı = −10 mA
lozh lozh	Output Current (HIGH Z)			50 -50	μΑ	V _{CC} = Max, V _{OUT} = 2.4 V V _{CC} = Max, V _{OUT} = 0.5 V	
los	Output Current Short Circuit to Ground	-10		-70	mA	V _{CC} = Max, No	ote 3
lcc	Power Supply Current			80 90	mA	Commercial Military	V _{CC} = Max All Inputs GND All Outputs Open

Notes

1. Typical values are at V_{CC} = 5.0 V, T_C = +25°C and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

- Short circuit to ground not to exceed one second.
 t_W measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min.
 Static condition only.

Commercial

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_{C} = 0^{\circ} \text{ C}$ to $+75^{\circ} \text{ C}$

Symbol	Characteristic	Α		Std			
		Min	Max	Min	Max	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		30		35	ns	
tzrcs	Chip Select to HIGH Z		30		35	ns	
taos	Output Enable Access Time		30		35	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z	1	30	1	35	ns	
taa	Address Access Time ²		45		60	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing 4	30		45		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twHD	Data Hold Time after Write	5	. 1	5		ns	
twsa	Address Setup Time Prior to Write ⁴	5		5		ns	Figure 4
twha	Address Hold Time after Write	5		5	0	ns	
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twncs	Chip Select Hold Time after Write	5 5		5 5		ns	
tzws	Write Enable to HIGH Z	1 200	35	5338	40	ns	
twn	Write Recovery Time		40		45	ns	


Military


AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_{C} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

Symbol	Characteristic	Α		Std			
		Min	Max	Min	Max	Unit	Condition
7	Read Timing						
tacs	Chip Select Access Time		40		45	ns	
tzacs	Chip Select to HIGH Z	Ť	40		45	ns	MAZZIRAWA DEWOOD WINTO VERSIERAN I SAWA
taos	Output Enable Access Time		40		45	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		40		45	ns	
taa	Address Access Time ²		(55)	(75	ns	
	Write Timing	ĺ					
tw	Write Pulse Width to Guarantee Writing 4	40		55		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twnp	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write 4	5		5	1 1	ns	Figure 4
twha	Address Hold Time after Write	5		5	1	ns	(10/10 % (3-201-2-0)
twscs	Chip Select Setup Time Prior to Write	5		5	1 1	ns	
twncs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		45		45	ns	
twn	Write Recovery Time		50		50	ns	

Notes on preceding page

Fig. 1 AC Test Output Load





*Includes jig and probe capacitance
Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels






Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Address



3b Read Mode Propagation Delay from Chip Select



3c Read Mode Propagation Delay from Output Enable






Fig. 4 Write Mode Timing



- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

Ordering Information



Speed Selection

Blank = Standard Speed A = 'A' Grade

Packages and Outlines (See Section 9)

D = Ceramic DIP F = Flatpak

L = Leadless Chip Carrier
P = Plastic DIP

Temperature Range

C = 0°C to +75°C M = -55°C to +125°C

Optional Processing

QB = Mil Std 883

Method 5004 and 5005, Level B QR = Commercial Device with

160 Hour Burn In or Equivalent