

AM25LS2518

Quad D Register with Standard and Three-State Outputs

The AM25LS2518 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (\overline{OE}) input is LOW. When the \overline{OE} input is HIGH, the Y outputs are in the high-impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am25LS2518

Quad D Register with Standard and Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Low-Power Schottky version of the popular Am2918 and Am25S18
- · Four standard totem-pole outputs
- Four three-state outputs
- Four D-type flip-flops
- Second sourced by T. I. as the SN54/74LS388

GENERAL DESCRIPTION

The Am25LS2518 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (\overline{OE}) input is LOW. When the \overline{OE} input is HIGH, the Y outputs are in the high-impedance state.


The Am25LS2518 is a 4-bit, high-speed register intended for use in real-time signal processing systems where the

standard outputs are used in a recursive algorithm and the three-state outputs provide access to a data bus to dump the results after a number of iterations.

The device can also be used as an address register or status register in computers or computer peripherals.

Likewise, the Am25LS2518 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.

BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description				
Am25S18	Quad D Register				
Am2918	Quad D Register				
Am29LS18	Quad D Low Power Register				
Am29LS2519	Quad D Low Power Register				


03618B

CONNECTION DIAGRAM Top View

D-16, P-16




L-20-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations						
Am25LS2518	PC DC, DM FM LC, LM XC, XM					

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

ä		
(
ŧ		

PIN DESCRIPTION Pin No. Name I/O Description The four data inputs to the register. Di The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed non-inverted. Qį 0 The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed non-inverted. A HIGH on the "output control" input forces the Y_i outputs to the high-impedance state. 0 Yį Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition. CP 9

Output Control. When the \overline{OE} input is HIGH, the Yi outputs are in the high-impedance state. When the \overline{OE} input is LOW, the TRUE register data is present at the Y_i outputs.

TRUTH TABLE

INPUTS			OUTF		
ŌĒ	CLOCK	D	Q	Y	NOTES
н	L	Х	NC	Z	- 1
н	н	X	NC	Z	-
Н	1	L	L	Z	-
H	at a	н	н	Z	87
L		L	L	L	-
L	T I	Н	н	н	-
L	-	_	L	L	1
L	-	-	н	н	1

L = LOW

NC = No change

H = HIGH


7

ŌĒ


X = Don't care

t = LOW-to-HIGH transition Z = High-Impedance

Note: 1. When OE is LOW, the Y output will be in the same logic state as the Q output.



The Am25LS2518 used as display register with bus interrogate capability.



The Am25LS2518 as a variable length (1, 2, 3 or 4 word) shift register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C	C
(Ambient) Temperature Under Bias55°C to +125°C	
Supply Voltage to Ground Potential	
Continuous0.5V to +7.0V	V
DC Voltage Applied to Outputs For	
High Output State0.5V to +V _{CC} ma	X
DC Input Voltage0.5V to +7.0\	٧
DC Output Current, Into Outputs	
DC Input Current30mA to +5.0mA	A

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Temperature0°C to +70°C
Supply Voltage + 4.75V to +5.25
Military (M) Devices
Temperature55°C to +125°C
Supply Voltage +4.5V to +5.5V
Operating ranges define those limits over which the function
ality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units		
1.37.1	***	Me.		200		MIL	2.5	3.4		1
			Q, 1 _{OH} = -660μ		μA	COM'L	2.7	3.4		li
VOH	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	Y	MIL, IOH = - 1.0mA		-1.0mA	2.4	3.4		Volts
			Y	COM'L,	COM'L, IOH = -2.6mA		2.4	3.4		WHO 1000 LC
		-	_	IOL = 4.0	mA				0.4	
VOL Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}		I _{OL} = 8.0n	nA				0.45	Volts	
	VIN = 1		I = AIH OL AIL		Α				0.5	
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs				2.0			Volts	
	Guaranteed input logical LOW MIL				0.7	22028				
VIL	Input LOW Level	voltage for all input				M'L			0.8	Volts
VI	Input Clamp Voltage	VCC = MIN, IN =	-18m	A	771				-1.5	Volts
IIL.	Input LOW Current	VCC = MAX, VIN	= 0.4V				==385° v2		-0.36	mA
lon .	Input HIGH Current	VCC = MAX, VIN	= 2.7V						20	μΑ
l _l	Input HIGH Current	VCC = MAX, VIN	= 7.0V						0.1	mA
91.1	Off-State (High-Impedance)	vo = 0.4V			7343-22	0.054	-20	37987		
loz	Output Current	V _{CC} = MAX		Vo = 2.4V				7255 725	20	μА
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			-15		-85	mA		
lcc	Power Supply Current (Note 4)	V _{CC} = MAX				17	28	mA		

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. I_{CC} is measured with all inputs at 4.5V and all outputs open.

SWITCHING CHARACTERISTICS (TA = +25°C, V_{CC} = 5.0V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units
ФГН	Clock to Qi				18	27	ns
tpHL					18	27	ns
tpLH	1500 1000 5500	_] [18	27	ns
tphL	Clock to Yi	(OE LOW)			18	27	ns
t _{pw} Clock Pulse Width	LOW	C _L = 15pF	18	THE PARTY			
	Clock Pulse Width	HIGH	R _L = 2.0kΩ	15			ns
t _s	Data			15			ns
th	Data			5.0	(loc 3.02		ns
tzH					7.0	11	
tzL	OE to Yi				8	12	ns
tHZ	OE to Yi		C _L = 5.0pF		14	21	
tuz			$R_L = 2.0k\Omega$		12	18	ns
f _{max}	Maximum Clock Frequency (Note 1)			35	50		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Parameters				COMMERCIAL		MILI	TARY	
	Description		Test Conditions	Am25	LS2518	Am25LS2518		
				Min	Max	Min	Max	Units
ФГН	Clock to Qi				38		, 45	ns
tpHL .					38		45	ns
tpLH	Clock to Yi (OE LOW)				35		40	ns
tphL					35		40	
	Variety Live States	LOW	C _L = 50pF R _L = 2.0kΩ	20		20		ns
t _{pw}		HIGH		20		20	VENE	
l _s	Data]	15		15	
th	Data	ita		5.0		5.0		ns
1 _{ZH}	OE to Yi				15		17	
1ZL					16	20/2	17	ns
1HZ	OE to Yi Maximum Clock Frequency (Note 1)		Ci = 5.0pF		27		30	ns
tLZ			CL = 5.0pF RL = 2.0kΩ		24		30	
fmax				30		25		MHz

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS2518 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.