

AM25LS2568, AM25LS2569

Four-Bit Up/Down Counters with Three-State Outputs

The AM25LS2568 and AM25LS2569 are programmable up/down BCD and Binary counters respectively with three-state outputs for bus organized systems. All functions except output enable (\overline{OE}) and asynchronous clear (\overline{ACLR}) occur on the positive edge of the clock input (CP).

With the $\overline{\text{LOAD}}$ input LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Counting is enabled only when $\overline{\text{CEP}}$ and $\overline{\text{CET}}$ are LOW and LOAD is HIGH. The up-down input (U/ $\overline{\text{D}}$) controls the direction of count, HIGH counts up and LOW counts down.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am25LS2568/Am25LS2569

Four-Bit Up/Down Counters with Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- 4-bit synchronous counter, synchronously programmable
- · Both synchronous and asynchronous clear inputs
- Three-state counter outputs interface directly with bus organized systems
- Internal look-ahead carry logic and two count enable lines for high speed cascaded operation
- · Ripple carry output for cascading
- Clock carry output for convenient modulo configuration
- Fully buffered outputs
- Second sourced as the 54LS/74LS568 and LS569
- Advanced Low-Power Schottky technology

GENERAL DESCRIPTION

The Am25LS2568 and Am25LS2569 are programmable up/down BCD and Binary counters respectively with three-state outputs for bus organized systems. All functions except output enable (OE) and asynchronous clear (ACLR) occur on the positive edge of the clock input (CP).


With the LOAD input LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Counting is enabled only when CEP and CET are LOW and LOAD is HIGH. The up-down input (U/D) controls the direction of count, HIGH counts up and LOW counts down. Internal look-ahead carry logic and an active LOW ripple carry output (RCO) allows for high-speed counting

and cascading. During up-count, the $\overline{\text{RCO}}$ is LOW at binary 9 for the LS2568 (binary 15 for the LS2569) and upon down-count, it is LOW at binary 0. Normal cascaded operations require only the $\overline{\text{RCO}}$ to be connected to the succeeding block at $\overline{\text{CET}}$. When counting, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse and only when $\overline{\text{RCO}}$ is LOW. Two active LOW reset lines are available, synchronous clear ($\overline{\text{SCLR}}$) and a master reset asynchronous clear ($\overline{\text{ACLR}}$). The output control ($\overline{\text{OE}}$) input forces the counter output into the high-impedance state when HIGH and when LOW, the counter outputs are enabled.

BLOCK DIAGRAM

Am25LS2568 (BCD)

Am25LS2569 (BINARY)





036228

BD001430



CONNECTION DIAGRAM **Top View**







Note: Pin 1 is marked for orientation

LOGIC SYMBOL


METALLIZATION AND PAD LAYOUT Am25LS2568





ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type BCD and Binary Counters

Valid Combinations								
Am25LS2568/ Am25LS2569	DC, DCB, DM, DMB FM, FMB LC, LM, LMB PC, PCB XC, XM							

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION Pin No. Name 1/0 Description 3, 4, 5, 6 A, B, C, D The four programmable data inputs. CEP Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. CEP must be CET Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count. 12 -1 2 CP Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock. LOAD Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count. 11 T U/D Up/Down Count Control. HIGH counts up and LOW counts down. ACLR Asynchronous Clear. Master reset of counters to zero when ACLR is LOW, independent of the clock. 8 9 SCLR Synchronous clear of counters to zero on the next clock edge when SCLR is LOW. 1 17 ŌĒ 1 A HIGH on the output control sets the four counter outputs in the high-impedance, and a LOW enables the output. 16, 15 YA. YB. YC, YD 0 The four counter outputs. 19 RCO 0 Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000. 18 cco 0 Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

Am25LS2568/2569 **FUNCTION TABLE**

MODE		INPUTS								OUTPUTS								
	LOAD	CEP	CET	U/D	ASYNC CLEAR	SYNC CLEAR	ŌĒ(1)	D ₀	D ₁	D ₂	D ₃	СР	Qo	Q ₁	Q ₂	Q ₃	RC	CLOCK
Clear (ASYNC)	×	×	X	1 0	0	X	0	X	X	X	X	X	0	0	0	0	1 0	1 (2)
Clear (SYNC)	×	×	×	1 0	1	0	0	X	×	×	×	1	0	0	0	0	1 0	1 (2)
Load	0 0	X X	1 0 0	X 0 1	1 1 1	1 1 1	0 0 0	X 0 1	X 0 1	X 0 1	X 0 1(3)	1	0	Q _n 0	0 1	0	1 0 0	上(2)
Count Up	1	0	0	1	1	1	0	X	×	X	X	1		Qn	+1		(4)	(5)
Count Down	1	0	0	0	1	1	0	X	×	X	Х	1		Qn	-1		(6)	(5)
Inhibit	1 1 1	0 1 1	1 0 1	X X	1 1 1	1 1 1	0 0	X X X	X X X	×	X X X	1	N.C. N.C. N.C.			N.C. N.C. N.C.	1 1 1	
Output Disable	x	х	х	х	×	х	1	x	×	×	х	x	z	z	z	z	N.C.	N.C.

t = CLOCK LOW-to-HIGH transition

X = Don't Care
Dn = D0 thru D3 input level prior to clock transition

 Q_{n+1} = Next higher count in binary sequence Q_{n-1} = Next lower count in binary sequence N.C. = No change

Register performs all correct logic for any state of \overline{OE} , but $\overline{OE} = 0$ to view outputs. Follows CLOCK if CET = CEP = 0, otherwise remains HIGH.

- Tollows CLOCK in CET CUI CU

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +Vcc max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA
0.0

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature	0°C to +70°C +4.75V to +5.25V
Military (M) Devices Temperature	+ 4.5V to +5.5V

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Tes	t Cond	itions (No	te 2)	Min	Typ (Note 1)	Max	Units	
rai ailletoi o		1		MIL, I _{OH} = -1.0mA			2.4	3,4		
Voн		V _{CC} = MIN V _{IN} = V _{IH}	Yi	COM'L, IOH = -2.6mA			2.4	3.2		
	Output HIGH Voltage		RCO.			MIL	2.5	3.4		Volts
		or VIL	CCO,	IOH = -440	0μΑ	COM'L	2.7	3.4		
				IOL = 4.0n	nA.	A	- T		0.4	Volts
VOL	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or	VIL	I _{OL} = 8.0mA				0.45	Volts	
VIH	Input HIGH Level	Guaranteed voltage for a	input logi	ical HIGH			2.0		/ 	Volts
		Guaranteed input logical LOW MIL				0.7	Volts			
VIL	Input LOW Level	voltage for a	input logi all inputs.	puts. COM'L				0.8	Volts	
VI	Input Clamp Voltage	VCC = MIN,	I _{IN} = -18					W	-1.5	Volts
VI	Import Granty 1919	1		ACLR, OE, U/D, LOAD		100		-0.3		
31.		VCC = MAX.		A, B, C, D, CP, CEP					-0.4	mA
lı.	Input LOW Current	VIN = 0.4V		CET, SCLA			11625		-0.65	
ин	Input HIGH Current	VCC = MAX.	VIN = 2.	7V					20	μA
	Input HIGH Current	V _{CC} = MAX,							0.1	mA
lj		1 00		Vo = 0.41	1		- W		-20	
loz	Off-State (High-Impedance) Output Current	V _{CC} = MAX	400	VO = 2.4	/				20	μΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX					- 15		-85	mA
loc	Power Supply Current (Note 4)	V _{CC} = MAX		111-2				28	43	mA

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. OE = HIGH, all other inputs = GND, all outputs open.

SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units	
tpLH					12	18	ns	
tphL	Clock to Any	Q; Load = LOW			14	21		
t _{PLH}		o 🖂o	1		12	18	ns	
tphl.	Clock to Any	Q; Load = HIGH			14	21		
tplH	APT - FEE		1 1		11	16	ns	
[†] PHL	CET to ACC				6	10	113	
tPLH .	U/D to PICO		1 [15	23	ns	
tphL	7 U/D 16 MCO	A CONTRACTOR OF THE PARTY OF TH		1.54-110-110-110-110-110-110-110-110-110-11	13	20		
tplH	Clock to RCO] [24	35		
tpHL	Clock to ACC				18	26		
tpLH	Clock to CCC-		1 [10	15	ns	
tphL			C _L = 15pF R _L = 2.0kΩ		10	15		
tpLH	CET or CEP : 10/ CCO				10	15		
tphL					17	25	115	
tplH	ACLR to Any Q				N.A.	N.A.	ns	
tphL .					17	26		
		A, B, C, D		22	- HEALT		ns	
		SCLR		20		(a)		
1 _S	Set-up	Load		30	- X - X	1 888		
	~	U/D] [30				
		CET, CEP] [25				
1 _S	SCLR Recover	ry (inactive) to Clock		30			ns	
th	Data Hold] [0		i e	ns	
1 _{max}	Maximum Cloc	k Frequency (Note 1)		(25)	40		MHz	
t _{pw}	Clock Pulse W	/idth		25			ns	
lpzH	OE to Any Q; Enable		1 [11		
1PZL	OE to Any U;	Chaule				19	ns	
1 _{PHZ}	OE to Any Q;	Dinable	C _L = 5.0pF			18	ns	
IPLZ	OE to Any U;	Lisable	$R_L = 2.0k\Omega$	- 10		24	1110	


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

383/4 11				COMM	ERCIAL	MILIT			
				Am	25LS	Am2	5LS	1	
Parameters	D	escription	Test Conditions	Min	Max	Min	Max	Units	
tern .					22		24	ns	
tpHL	Clock to Any Q; I	oad = LOW			29		35	115	
tplH			7		22		24	ns ns	
t _{PHL}	Clock to Any Q; I	oad = HIGH			29		35		
tpLH	particular species				18		19		
tphL .	CET to RCO				17		21		
tpLH	I Commence of the Commence of	7000			26	60 P.M	28		
tpHL .	U/D to RCO				26		30	ns ns ns	
tpLH	Clock to RCO				39		40		
1PHL					34		39		
t _{PLH}	Clock to CCO				17		18		
1 _{PHL}					22		27		
tpLH	CET or CEP to CCO		C _L = 50pF R _L = 2.0KΩ		16		17		
t _{PHL}			R _L = 2.0KΩ		36		45		
tpLH	ACLR to Any Q				N.A.		N.A.		
tpHL					37	2275	45		
	Set-up	A, B, C, D		29		35		ns	
		SCLA		25		30			
ts		Load		38		45			
•	1	₫/ט		38		45			
		CET, CEP		33	17	40			
tg	SCLR Recovery (i	nactive) to Clock		39		50		ns	
th	Data Hold			0		5		ns	
fmax	Maximum Clock F	requency (Note 1)		(20	1	(18)		MHz	
tpw	Clock Pulse Width	Di Si		31		37	-4	ns	
tzH	PROBE 123 - 128 - 22	100			16		20	ns	
tzL	OE to Any Q; En	able	7200		26		34	113	
tHZ	Parameter over the same		C _L = 5.0pF R _L = 2.0KΩ		20		22	ns	
tLZ	OE to Any Q; Dis	able	R _L = 2.0KΩ		30		36	ns	

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9. N.A. not applicable.

Am25LS2568/2569 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.