

AM27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM

The AM27LS03 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs (AM27LS03).

An active LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D0 to D3 is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Advanced Micro Devices

Am27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x 4-bit low-power Schottky RAMS
- Low Powe

.....

- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am27LS03)
- Pin-compatible replacements for 74LS189, (use

GENERAL DESCRIPTION


The Am27LS03 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs (Am27LS03).

An active LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs Do to D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{O_0}$ to $\overline{O_3}$.

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive highimpedance state.

BLOCK DIAGRAM



MODE SELECT TABLE

Input		Data Output		
CS	WE	Data Output Status O ₀ - O ₃	Mode	
L	L	Output Disabled	Write	
Ļ	н	Selected Word (Inverted)	Read	
н	X	Output Disabled	Deselect	

H = HIGH

L = LOW

X = Don't Care


PRODUCT SELECTOR GUIDE

Access Time	55 ns	65 ns	
lcc	35 mA	38 mA	
Temperature Range	С	M	
Three-State	Am27LS03		

Publication #


Rev. Amendment Issue Date: January 1989





Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



LS000212




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable) c. Package Type
- d. Temperature Range
- e. Optional Processing



·	
Valid	Combinations
AM27LS03	PC. PCB. DC. DCB

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.




ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type e. Lead Finish



Valid	Combinations
AM27LS03	/BEA. /BFA.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid. combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 9, 10, 11,



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150	°C
Ambient Temperature with	
Power Applied55 to +125	.C
Supply Voltage0.5 V to +7.0	V
DC Voltage Applied to Outputs0.5 V to +Vcc M	ax.
DC Input Voltage0.5 V to +5.5	V
Output Current into Outputs20	
DC Input Current30 mA to +5	πA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices						
Temperature			0 t	0 +7	'5°	C
Supply Voltage	+ 4.7	5 V	to	+ 5.2	5	٧
Military* (M) Devices						
Temperature		-55	5 to	+12	25°	C
Supply Voltage	+4	.5	V to	+5.	5	٧

Operating ranges define those limits between which the functionality of the device is guaranteed.

(See Note 4)

*Military product 100% tested at T_C = +25°C, +125°C. and -55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL products, Group A. Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter	Parameter	1			Am27LS02/27LS03		LS03	13	
Symbol	Description	Test Conditions			Min.	Тур.	Max.	Unit	
28	Output HIGH Voltage	V _{CC} = Min.,	IOH = -5.2 mA	COM'L	2.4	3.0		v	
VOH		VIN - VIH OF VIL	IOH = - 2.0 mA	MIL	2.4	3.0			
	Output LOW	Vcc = Min.,	IOL = 8 mA			320	450	mV	
VOL	Voltage	VIN - VIH OF VIL	IOL = 10 mA			350	500		
ViH	input HIGH Level		Guaranteed Input Logical HfGH Voltage for All Inputs (Note 2)					٧	
V _{IL}	Input LOW Level	Guaranteed Input Li Voltage for All Input					0.8		
		Vcc = Max.				-15	- 250	μА	
IIL.	Input LOW Current	VIN = 0.40 V			-30	- 250	μ.		
line .	Input HIGH Current	VCC = Max., VIN = 2.7 V				0	10	μА	
SC (Note 3)	Output Short Circuit Current	VCC = Max., VOUT = 0.0 V				-45	- 90		
	Power Supply	All Inputs = GND COM'L	COM'L		27	35	mA		
icc	Current	Outputs = Open VCC = Max.	MIL		21	38			
VcL .	Input Clamp Voltage	V _{CC} = Min., I _{IN} = - 18 mA				-0.875	-1.2	٧	
Valenti	Output Leakage	VCS = VIH OF VWE-	VIL = Max.			0	40	μА	
ICEX	-Current	VCS = VIH OF VWE = VIL VOUT = 0.4 V, VCC = Max. (Note 2)		-40	0		-		

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second. 3) Not more than one obtains should be shorted at a time. Duration of the short circuit should not be more than one section.

 4. Operating specifications "with adequate time for temperature stabilization and transverse air flow exceeding 400 mean feet per minute. Conformance testing performed instantaneously where T_A ≈ T_C = T_J.

 3) A ≈ 50°9 (with moving air) for ceramic DIPs.


 3) J ≈ 10 − 17°9 w for flatpack and leadless chip carner.




SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM

KEY TO SWITCHING WAVEFORMS





WAVEFORM	IMPUTS	OUTPUTS
\equiv	MUST BE STEADY	WILL SE
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXX	OGNET CARE: ANY CHANGE PERMITTED	CHANGING. STATE UNKNOWN
}	DOES NOT	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

*			Am27LS03				
Parameter No. Symbol	Darameter	_	C Devices		M Devices		
	Parameter Description	Min.	Max.	Min.	Max.	Unit	
1	(PLH(A)	A CONTRACTOR OF THE CONTRACTOR					0111
2	(PHL(A)	Delay from Address to Output	1	55		65	ns
3	tpzH(CS)	Delay from Chip Select (LOW) to Active	1				100
4	teze(CS)	Output and Correct Data	1	30		35	ns
5	(PZH(WE)	Delay from Write Enable (HIGH)	_				
6	tezL(WE)	to Active Output and Correct Data (Write Recovery-See Note 1)	1	30		35	ns
7	t _s (A)	Setup Time Address (Pnor to Initiation of Write)	0		0		ns
8	In(A)	Hold Time Address (After Termination of Write)	0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		ns
10	th(OI)	Hold Time Data Input (After Termination of Write)	0		0		ns
11	tpw(WE)	Min Write Enable Pulse Width to Insure Write	45		55		
12	tpHZ(CS)	Delay from Chip Select (HIGH) to			35		ns
13	teLZ(CS)	inactive Output (HI-Z)		30		35	ns
14	IPLZ(WE)	Delay from Write Enable (LOW)	-				
15	touz(WE)	to Inactive Output (HI-Z)		30		35	ns


Notes: 1 Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

write recovery glitch.)

2. $lot_LH(A)$ and $lot_LL(A)$ are tested with S_1 closed and $C_L = 30$ pF with both input and output timing referenced to 1.5 V.


3. For 3-state output, $lot_LL(A)$ and $lot_LL(A)$ are measured with S_1 open, $C_L = 50$ pF and with both the input and output timing referenced to 1.5 V. $lot_LL(A)$ and $lot_LL(A)$ are measured with S_1 closed, $C_L = 50$ pF and with both the input and output timing referenced to 1.5 V. $lot_LL(A)$ and $lot_LL(A)$ are measured with S_1 open and $C_L \le 5$ pF and are measured between the 1.5 V level on the output. $lot_LL(A)$ are measured with S_1 closed and $lot_LL(A)$ and $lot_LL(A)$ are measured with $lot_LL(A)$ and $lot_LL(A)$ are measured with $lot_LL(A)$ and $lot_LL(A)$ are measured with $lot_LL(A)$ and $lot_LL(A)$ are measured between the 1.5 V level on the input and the $lot_LL(A)$ level on the output.





Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS03) while the write enable is (\overline{WE}) LOW.



Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27LS03 disabled output is "OFF", represented by a single center line. For the Am27LS02, a disabled output is HIGH.