

AM27LS07

Rochester Electronics

64-Bit Low-Power Noninverting-Output Bipolar RAM

The AM27LS07 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (\overline{CS}) input and three-state outputs.

An active LOW Write line ($\overline{\text{WE}}$) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D₀ to D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch".

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.


Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q MilitaryClass V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Am27LS07

DISTINCTIVE CHARACTERISTICS

- Fully decoded 18-word x 4-bit low-power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27LS07)
- Electrically tested and optically inspected die for the assemblers of hybrid products


GENERAL DESCRIPTION

The Am27LS07 is a 64-bit RAM built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs.

An active LOW Write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D₀ to D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs O_0 to O_3 .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



MODE SELECT TABLE

Input		Data Output	
ČS	WE	Status Og-3	Mode
L	L	Output Disabled	Write
L	н	Selected Word	Read
н	X	Output Disabled	Deselect


H = HIGH L = LOW


X = Don't Care

PRODUCT SELECTOR GUIDE


8 mA
м

Publication # Rev. Amendment 08064 C /0 Issue Date: January 1989 Advanced Micro Devices










Valid C	Valid Combinations		
AM27LS07	PC. PCB. OC. DC8		

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.







ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Ambient Temperature with ----.

Power Applied	+ 55 to + 125°C
Supply Voltage	0.5 V to +7.0 V
DC Voltage Applied to Outputs	0.5 V to +Vcc Max.
DC Input Voltage	0.5 V to +5.5 V
Output Current into Outputs	
DC Input Current	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military" (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

* Military Product 100% tested at $T_C = +25^{\circ}C$, +125°C, and -55°C.

(See Note 4)

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter	Parameter				Am27LS07			
Symbol	Description				Min.	Typ.	Max.	Unit
VOH	Output HIGH	Vcc = Min.,	IOH = -5.2 mA	COM'L	- 24	3.0		· v
	Voitage	VIN - VIH or VIL	ion = - 2.0 mA	MIL	2.4 3.0		v	
Vol .	Output LOW	Vcc = Min.,	ioL = 8 mA			320	450	
Voltage	VIN = VIH or VIL loL = 10 mA				350	500	ΨV	
VIH	Input HIGH Level	Gueranteed' Input Logical HIGH Voltage for All Inputs (Note 2)		2.0				
Vil	Input LOW Level	Gueranteed Input Logical LOW Voltage for All Inputs (Note 2)					0.8	v
	VCC = Max.,	WE. Do-Dg. Ao-Ag			- 15	- 250		
	VIN = 0.40 V CS		- 30	- 250	Au			
lim	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V			0	10	щA	
ISC (Note 3)	Output Short Circuit Current	V _{CC} = Max. V _{OUT} = 0.0 V		- 20	-45	-90		
1		All Inputs = GND		COM'L	1		39.	mA
Current	Outputs = Open Vcc = Max. MIL		MIL		27	38	ł	
VCL	Input Clamp Voltage	Vcc = Min., I _M = -18 mA				-0.875	-1.2	٧
	Output Leakage	VCS = VIH or VWE=VIL VOUT = 2.4 V, VCC = Max.			0	40		
CEX	Current VCS = ViH or VWE = Vour = 0.4 V, VCC =			-40		0		μА

Notes: 1. Typical limits are at VCC = 5.0 V and TA = 25°C.


2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment,

3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second, 4. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_J$.

 $\theta_{JA} \approx 50^{\circ}$ (with moving air) for Ceramic DIP. $\theta_{JC} \approx 10-17^{\circ}$ (with flowing air) for Ceramic DIP.

ł

Page 0006 11/23/88 13:47:13 Tx: AM27LS07 TED - Ft: AMD FMT



SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				Am2	Am27LS07		
			C Devices		M Devices		İ
No.	Parameter Symbol	Parameter Description	meter Description Min. Ma	Max.	Min.	Max.	Units
1	tpLH(A)	Delay face Address to Outsid					
2	IPHL(A)	Delay from Address to Output		55		65	ns
3	tpzh(CS)	Delay from Chip Select (LOW) to Active			<u> </u>	35	.05
4	tpzL(CS)	Output and Correct Data		30			
5	tpzH(WE)	Delay from Write Enable (HIGH)		30 *		35	ns
6	tezt(WE)	to Active Output and Connect Data (Write Recovery-See Note 1)					
7	ts(A)	Setup Time Address (Prior to Initiation of Write)	0		0		ns
8	th(A)	Hold Time Address (After Termination of Write)	0	· · · · · · · · · · · · · · · · · · ·	0		05
9	t _s (Di)	Setup Time Data Input (Prior to Termination of Write)	45		55		05
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		713
11	tpw(WE)	- Min Write Enable Pulse Width to Insure Write	45		55		08
12	LPHZ(CS)	Delay from Chip Select (HIGH) to					113
13	tpt_z(CS)	Inactive Output (HI-Z)		30		35	ns
14	tpLZ(WE)	Delay from Write Enable (LOW)					
15	tPHZ(WE)	to inactive Output (HI-Z)		30		35	ns

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

2. IpLy(A) and tpH_(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V. 3. For 3-state output, tp_{2H}(WE) and tp_{2H}(CS) are measured with S₁ open, C_L = 50 pF and with both the input and output timing referenced to 1.5 V. tp_{2L}(WE) and tp_{2L}(CS) are measured with S₁ closed, C_L = 50 pF and with both the input and output timing referenced to 1.5 V. tp_{2L}(WE) and tp_{2L}(CS) are measured with S₁ open and C_L ≤ 5 pF and with both the input and output timing referenced to 1.5 V. tp_{2L}(WE) and tp_{2L}(CS) are measured with S₁ open and C_L ≤ 5 pF and are measured between the 1.5 V level on the input to the V_{OH} = 500 mV level on the output, tp_LZ(WE) and tp_LZ(CS) are measured with S₁ closed and C_L ≤ 5 pF and are measured between the 1.5 V level on the input and the V_{OL}+500 mV level on the output.



