

# AM27S45, 'S45A, 'S45SA, 'S47, 'S47A, 'S47SA

## 16,384-Bit (2048x8) Bipolar Registered PROM

The AM27S45 and the AM27S47 (2048-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type master-slave data registers on chip. These devices have three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

### Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## Am27S45/27S45A/27S45SA Am27S47/27S47A/27S47SA

16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input



#### DISTINCTIVE CHARACTERISTICS

- "SA" version offers superior performance with 25 ns setup time and 10 ns clock-to-output delay
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S45) or synchronous (Am27S47)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%)


#### **GENERAL DESCRIPTION**

The Am27S45 and the Am27S47 (2048-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type master-slave data registers on chip. These devices have threestate outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel. To Offer the system designer maximum flexibility, these devices contain a user programmable asynchronous or synchronous output enable. The unprogrammed state of the enable pin operates as an Asynchronous Enable ( $\overline{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( $\overline{G}_S$ ).

These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S45 this function operates asynchronously, independent of clock. The Am27S47 provides synchronous operation of this function.

If the architecture has been programmed to synchronous enable, upon power-up the outputs  $(Q_0 - Q_7)$  will be in a floating or high-impedance state.



#### **BLOCK DIAGRAM**


Publication # Bey, Amendment 03186 D /0 Issue Date: January 1989

ŝ

PRODUCT SELECTOR GUIDE

| Part Number Asynchronous Initialize | 27S45SA |         | 27S45A |        | 27545 |       |  |
|-------------------------------------|---------|---------|--------|--------|-------|-------|--|
| Part Number Synchronous Initialize  |         | 275475A |        | 27547A |       | 27547 |  |
| Address Setup Time (ns)             | 25      | 28      | 40     | 45     | 45    | 50    |  |
| Clock-to-Output Delay (ns)          | 10      | 12      | 20     | 25     | 25    | 30    |  |
| Operating Range                     | C       | M       | С      | М      | С     | M     |  |


LCCs\*\*



CONNECTION DIAGRAMS Top View

Note: Pin 1 is marked for orientation. \*Also available in a 24-pin Flatpack. Pinout identical to DIPs. \*\*Also available in a 28-pin Square Plastic Leaded Chip Carrier. Pinout identical to LCC.


LOGIC SYMBOL



5

#### ORDERING INFORMATION

**Standard Products** 



| Valid     | Combinations            |
|-----------|-------------------------|
| AM27S45SA |                         |
| AM27S45A  | DC. DCB, PC.            |
| AM27S45   | PCB, LC, LCB,           |
| AM27S47SA | LC-S, LCB-S,<br>JC, JCB |
| AM27S47A  |                         |
| AM27S47   | -1                      |

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### MILITARY ORDERING INFORMATION

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number b. Speed Option (if applicable) c. Device Class d. Package Type e. Lead Finish AM27545 A /B / A /A - Hot Solder Dip d. PACKAGE TYPE L = 24-Pin (300-Mil) Ceramic Die (CD3024) U = 32-Pin Roctangular Ceramic Deadless Chip Carrier (CLR032) 3 = 28-Pin Square Caramic Leadless (CLT028) K = 24-Pin Flatpack (CFM024) C. Device CLASS /B - Class B b. SPEED OPTION Am27545/27845X/27545X/275471/275472/275475A 16,384-Bit (2,048 x 8) Bipolar Registered PROM with Programmable INITIALIZE Input Am27547 = Synchronous Initialize

| Valid     | Combinations |
|-----------|--------------|
| AM27S45SA |              |
| AM27S45A  |              |
| AM27S45   | /BLA, /BKA,  |
| AM27S47SA | /BUA, /B3A   |
| AM27S47A  |              |
| AM27547   |              |

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

#### **PIN DESCRIPTION**

#### A0-A10 Address (input)

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

K Clock (Input)

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

#### Q0-Q7 Data Output Port

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.

#### I Asynchronous Initialize (Input) (Am27S45)

Control pin used to initialize the output data registers from a programmable word independent of K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

Is Synchronous Initialize (Input) (Am27S47) Control pin used to initialize the output data registers from a programmable word in conjunction with K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

V<sub>CC</sub> Device Power Supply Pin The most positive of the logic power supply pins.

### GND Device Power Supply Pin

The most negative of the logic power supply pins.

This device contains a single-bit architecture word which, according to programming, will provide one of the following functions.

#### G Asynchronous Output Enable (Input)

Provides direct control of the Q-output, three-state drivers independent of K.

#### Synchronous Output Enable (Input)

GS Synchronous Output Enable (Input) Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

### FUNCTIONAL DESCRIPTION

The Am27S45A/45 and Am27S47A/47 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 2048-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S45A/45 and Am27S47A/47 also offer maximum flexibility for system design by providing either synchronous or asynchronous initialize, and synchronous or asynchronous output enable.

When V<sub>CC</sub> power is first applied, the state of the outputs will depend on whether the enable has been programmed to be a synchronous or asynchronous enable. If the synchronous enable (GS) is being used, the register will be in the set condition causing the outputs (Q0 to Q7) to be in the OFF or high-impedance state. If the asynchronous enable (G) is being used, the outputs will come up in the OFF or high-impedance state only if the enable (G) input is at a logic HIGH level. Reading data is accomplished by first applying the binary word address to the address inputs (Ao through A10) and a logic LOW to the enable input. During the address setup time, the stored data is accessed and loaded into the master flip-flops of the data register. Upon the next LOW-to-HIGH transition of the clock input (K), data is transferred to the slave flip-flops which drive the output buffers, and the accessed data will appear at the outputs (Q0 through Q7). If the asynchronous enable (G) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable back to the logic LOW state. For devices using the synchronous enable (GS), the outputs will go into the OFF or highimpedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the next positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change, since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

These devices also contain a built-in initialize function. When activated, the initialize control input (Ī) causes the contents of an additional (2049th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating Ī will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating Ī performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.

The Am27S45A/45 has an asynchronous initialize input (Î). Applying a LOW to the Î input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (G) LOW.

The Am27S47A/47 has a synchronous  $\overline{|S|}$  input. Applying a LOW to the  $\overline{|S|}$  input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the outputs of a device with a synchronous enable, the synchronous enable ( $\overline{GS}$ ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). For a device with an asynchronous enable, the data will appear at the device outputs after the next LOW-to-HIGH clock transition if the enable ( $\overline{G}$ ) is held LOW.

#### **ABSOLUTE MAXIMUM RATINGS**

| Storage Temperature65 to                 | +150°C   |
|--|----------|
| Ambient Temperature with                 | -5153 37 |
| Power Applied55 to                       | +125°C   |
| Supply Voltage0.5 V to                   | +7.0 V   |
| DC Voltage Applied to Outputs            |          |
| (Except During Programming) 0.5 V to + V | CC Max.  |
| DC Voltage Applied to Outputs            |          |
| During Programming                       | 21 V     |
| Output Current into Outputs During       |          |
| Programming (Max. Duration of 1 sec.)    | 250 mA   |
| DC Input Voltage0.5 V to                 | +5.5 V   |
| DC Input Current ~30 mA to               | +5 mA    |
| O  |          |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

| Commercial (C) Devices             |                      |
|------------------------------------|----------------------|
| Ambient Temperature (TA)           | 0 to +75°C           |
| Supply Voltage (V <sub>CC</sub> )  | + 4.75 V to + 5.25 V |
| Military (M) Devices*              |                      |
| Case Temperature (T <sub>C</sub> ) | 55 to +125°C         |
| Supply Voltage (VCC)               |                      |

\*Military product 100% tested at  $T_C = +25^{\circ}C$ , +125°C, and -55°C.

| DC CHARACTERISTICS over           | operating range unless | otherwise specified | (for APL Products, | Group A, |
|-----------------------------------|------------------------|---------------------|--------------------|----------|
| Subgroups 1, 2, 3 are tested unle | s otherwise noted)     |                     |                    |          |

| Parameter<br>Symbol | Parameter<br>Description              | Test Conditions   |          |       | Min.                   | Тур. | Max.      | Uni    |                      |
|---------------------|---------------------------------------|---|----------|-------|------------------------|------|-----------|--------|----------------------|
| VOH                 | Output HIGH Voltage                   | V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>   |          | 2.4   |                        |      | v         |        |                      |
| Vol                 | Output LOW Voltage                    | V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>   |          | 16 mA |                        |      | - X-2-20- | 0.50   | v                    |
| VIH                 | Input HIGH Level                      | Guaranteed input logical HIGH<br>voltage for all inputs (Note 1)  |          |       | 2.0                    |      |           | v      |                      |
| VIL                 | Input LOW Level                       | Guaranteed input logical LOW<br>voltage for all inputs (Note 1)   |          |       |                        | 0.8  | ٧         |        |                      |
| hμ                  | Input LOW Current                     | V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V  |          | 84    |                        |      |           | -0.250 | mA                   |
| łн                  | Input HIGH Current                    | V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>   |          |       |                        | 40   | μA        |        |                      |
| ISC                 | Output Short-Circuit Current          | V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)   |          |       | -20                    |      | - 90      | mA     |                      |
|                     |                                       | Am27S45/Am27S47 Standard & "A" versions<br>V <sub>CC</sub> = Max., All inputs = 0.0 V   |          |       |                        |      |           | 185    |                      |
|                     | Power Supply Current                  | $\label{eq:starsess} \begin{array}{l} \mbox{Am27S45/Am27S47 "SA"} \\ \mbox{version only} \\ \mbox{V}_{CC} = \mbox{Max.}, \\ \mbox{All inputs} = 0.0 \mbox{ V} \\ \mbox{(Note 5)} \end{array}$ |          | COM'L | TA = 0°C               |      |           | 195    | mA                   |
| mast                |                                       |   |          |       | T <sub>A</sub> = 25°C  |      |           | 190    |                      |
| lcc                 |                                       |   |          |       | T <sub>A</sub> = 75°C  |      |           | 175    |                      |
|                     |                                       |   |          | MIL   | T <sub>C</sub> = -55°C |      |           | 210    |                      |
|                     |                                       |   |          |       | T <sub>C</sub> = 25°C  |      |           | 190    |                      |
|                     |                                       | 1   | 1000 Dec |       | T <sub>C</sub> = 125°C |      |           | 160    |                      |
| VI                  | Input Clamp<br>Voltage                | V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA  |          |       |                        |      |           | -1.2   | ۷                    |
| ICEX                | Output Leakage V <sub>CC</sub> = Max. | . 21  | Vo = Vcc |       |                        | 40   | 10.592.0  |        |                      |
| -UEA                | Current                               | VG = 2.4 V  | (Note 3) |       | V <sub>O</sub> = 0.4 V |      | 100       | -40    | μA                   |
| CIN                 | Input Capacitance                     | $V_{IN} = 2.0 V @ f = 1 MHz (Note 4)$<br>V <sub>CC</sub> = 5.00 V; T <sub>A</sub> = 25°C  |          |       |                        |      | 5         |        | 999<br>1 <u>9</u> 91 |
| COUT                | Output<br>Capacitance                 | $V_{OUT} = 2.0 V @ f = 1 MHz (Note 4)$<br>V <sub>CC</sub> = 5.00 V; T <sub>A</sub> = 25°C   |          |       |                        | 12   |           | pF     |                      |

Notes: 1. V<sub>IL</sub> and V<sub>IH</sub> are input conditions of output tests and are not themselves directly tested. V<sub>IL</sub> and V<sub>IH</sub> are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
 Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
 For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
 I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to +25°C test limits.

|         |   |  |              | Am27S45SA/<br>Am27S47SA |      | Am27S45A/<br>Am27S47A |      | Am27S45/<br>Am27S47 |      |          |
|---------|---|--|--------------|-------------------------|------|-----------------------|------|---------------------|------|----------|
| No.     | Parameter<br>Symbol   | Parameter<br>Description   |              | Min.                    | Max. | Min.                  | Max. | Min.                | Max. | Unit     |
| -       |   | COM'L  | 25           |                         | 40   |                       | 45   |                     | ns   |          |
| 1       | TAVKH   | Setup Time   | MIL          | 28                      |      | 45                    |      | 50                  |      |          |
|         | Programments  | Address to K HIGH Hold   | COM'L        | 0                       |      | 0                     |      | 0                   | 1    | ns       |
| 2       | TKHAX   |  | MIL          | 0                       |      | 0                     |      | 0                   |      | 1.1000   |
| 3       | TKHOV   | TKHQV1 active outputs (HIGH or   | COM'L        | 4                       | 10   |                       | 20   |                     | 25   | ns       |
|         |   |  | MIL          | 4                       | 12   |                       | 25   |                     | 30   | 1        |
|         | TKHKL   | K Pulse Width (HIGH or   | COM'L        | 15                      |      | 20                    | <br> | 20                  |      | ns       |
| 4       | TKLKH   | LOW)   | MIL          | 20                      |      | 20                    |      | 20                  |      | 211 2153 |
| 5       | TGLQV   | Asynchronous Output<br>Enable LOW to Output<br>Valid (HIGH or<br>LOW) (Note 3) | COM'L        |                         | 17   |                       | 25   |                     | 30   | ns       |
| 5       | Tacar   |  | MiL          |                         | 20   |                       | 30   |                     | 35   |          |
|         | the second se | Asynchronous Output  | COM'L        |                         | 17   |                       | 25   |                     | 30   | ns       |
| 6 TGHQZ | Enable HIGH to Output<br>Hi-Z (Notes 2 & 3)   | MIL  | -            | 20                      | 1    | 30                    |      | 35                  | - "* |          |
| -       |   |  | COM'L        | 10                      |      | 15                    |      | 15                  |      | ns       |
| 7       | TGSVKH  | Gs to K HIGH Setup<br>Time (Note 4)  | MIL          | 15                      |      | 15                    |      | 15                  |      |          |
| -       |   | Gs to K HIGH Hold  | COM'L        | 5                       |      | 5                     |      | 5                   |      | ns       |
| 8       | TKHGSX  | Time (Note 4)  | MIL          | 5                       |      | 5                     |      | 5                   |      |          |
|         |   | Delay from K HIGH to   | COM'L        |                         | 17   |                       | 25   |                     | 30   | ns       |
| 9       | TKHQV2  | Output Valid, for initially<br>Hi-Z outputs (Note 4)                           | MIL          |                         | 20   | 1                     | 30   |                     | 35   | 7 113    |
|         |   | Delay from K HIGH to   | COM'L        |                         | 17   | 1                     | 25   | 1                   | 30   | 1000     |
| 10      | TKHQZ   | Output Hi-Z  | MIL          |                         | 20   |                       | 30   |                     | 35   | ns       |
|         |   | (Notes 2 & 4)<br>Delay from I LOW to   |              |                         | 17   |                       | 30   |                     | 35   |          |
| 11      | TILOV   | OV Output Valid (HIGH or   | COM'L        |                         |      |                       | 35   |                     | 40   | ns       |
|         |   | LOW) (Note 5)  | MIL          | 1                       | 20   | 20                    | 35   | 20                  |      |          |
| 12      | тінкн   | TIHKH Asynchronous T Recovery<br>Time (Note 5)                                 | COM'L        | 17                      |      | 20                    |      | 20                  |      | - ns     |
|         |   |  | MIL          | 20                      |      | 20                    |      | 25                  |      | +        |
| 13      | TILIH   | Asynchronous I Pulse   | COM'L        | 15                      |      | 30                    | +    | 30                  | -    | ns       |
|         |   | Width (Note 5)   | MIL          | 20                      | +    | 25                    |      | 30                  | -    |          |
| 14      | TISVKH  | Ts to K HIGH Setup<br>Time (Note 6)  | COM'L        | 15                      |      | 30                    |      | 35                  |      | ns       |
| 120     |   |  | MIL          | 20                      |      | 0                     |      | 0                   | +    | 1        |
| 15      | TKHISX  | Ts to K HIGH Hold Time<br>(Note 6)   | COM'L<br>MIL | 0                       |      | 0                     |      | 0                   |      | ns       |


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted\*) (Note 1)

See also Switching Test Circuits.


See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.
3. Applies only when Asynchronous Enable (G) function has been programmed.
5. Applies only to the Am27545 (Asynchronous Initialize (I)) version.
6. Applies only to the Am27547 (Synchronous Initialize (IS)) version.
7. Minimum delay time is guaranteed by design and supported by characterization data.

\*Subgroups 7 and 8 apply to functional tests.

5




#### SWITCHING WAVEFORMS




#### KEY TO SWITCHING WAVEFORMS

#### SWITCHING WAVEFORMS (Cont'd.)








Timing Set 2. Using Synchronous Enable


-5

#### SWITCHING WAVEFORMS (Cont'd.)



WF021720

Timing Set 3. Using Asynchronous Initialize Am27S45 Only



Timing Set 4. Using Synchronous Initialize Am27S47 Only