

AM2946, AM2947

Octal Three-State Bidirectional Bus Transceivers

The AM2946 and AM2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive, determines the directions of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am2946/Am2947

Octal Three-State Bidirectional Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems; PNP inputs reduce input loading
- V_{CC} 1.15V_{OH} interfaces with TTL, MOS and CMOS
- 48mA, 300pF bus drive capability; Low power 8mA per bidirectional bit
- Am2946 inverting transceivers; Am2947 noninverting transceivers; Transmit/Receive and Chip Disable simplify control logic
- Bus port stays in hi-impedance state during power up/ down


GENERAL DESCRIPTION

The Am2946 and Am2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage (V_{OH}) is specified at V_{CC} – 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

BLOCK DIAGRAM




BD002530

Am2946 has inverting transceivers.

05406A


CONNECTION DIAGRAM Top View

D-20-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL



LS001060


METALLIZATION AND PAD LAYOUT



DIE SIZE .069" x .089" Note: The Am2946 has inverting transceivers

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type Bidirectional Bus Transceivers

Am2946 PC DC, DCB, DM, DMB XC

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

			PIN DESCRIPTION
Pin No.	Name	1/0	Description
	A ₀ -A ₇	1/0	A port inputs/outputs are receiver output drivers when T/R is LOW and are transmit inputs when T/R is HIGH.
	B ₀ -B ₇	1/0	B port inputs/outputs are transmit output drivers when T/R is HIGH and receiver inputs when T/R is LOW.
9	CD	- 1	Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, CS).
11	T/Ā	T	Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A port is the input and B port is the output. With T/R LOW A port is the output and B port is the input.

FUNCTION TABLE

Inputs		Condition	8
Chip Disable	L	L	Н
Transmit/Receive	L	Н	X
A Port	Out	ln	HI-Z
B Port	In	Out	HI-Z

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65°C to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	
Lead Temperature (Solder, 10 s	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES


Commercial (C) Devices
Temperature0°C to +70°C
Supply Voltage + 4.75V to + 5.25V
Ailitary (M) Devices
Temperature55°C to +125°C
Supply Voltage +4.5V to +5.5V
Operating ranges define those limits over which the function-
ality of the device is guaranteed.


DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions		Min	Typ (Note 1)	Max	Unite				
A PORT (A ₀ -A ₇		-		00 11011100000000		911					
VIH	Logical "1" Input Voltage		CD = VIL MAX, T	/A = 2.0V			2.0			Volts	
VIL	Logical "0" Input Voltage		CD = VILMAX T/R = 2.0V			COM'L MIL			0.8	Volts	
	Jack with Zie Jack Jack Jack Jack Jack Jack Jack Jack		CD = V _{IL} MAX.	-	IOH =	-0.4mA	V _{CC} - 1.15	V _{CC} - 0.7			
VOH	Logical "1" Output Voltage		T/A = 0.8V		IOH =	-3.0mA	2.7	3.95	ALCOHOL TO	Volts	
VOL	Logical "0" Output Voltage		CD = V _{IL} MAX, T/R = 0.8V	CD = V _{IL} MAX,			0.3 0.35	0.4	Volts		
	Output Short Circuit Current		CD = VIL MAX, 1	7/A = 0.8V, VO			-10	-38	-75	mA	
os	Logical "1" Input Current		VCC = MAX, Note CD = VIL MAX, T		= 2 7V			0.1	80	μΑ	
lн							-	9.0	1	mA	
h	Input Current at Maximum inpu	t Voitage	CD = 2.0V, V _{CC}				-				
HL	Logical "0" Input Current		CD = VIL MAX, 1		- 0.4V			-70	-200	μА	
Vc	Input Clamp Voltage		CD = 2.0V, I _{IN} =	D = 2.0V, I _{IN} = -12mA V _O = 0.4V			-0.7	-1.5	Volts		
lop	Output/Input 3-State Current		CD = 2.0V		V _O = 0				-200 80	μА	
B PORT (B ₀ -B ₇	Proto-contract to the contract of the contract of		Name of States		v0=.	4.04			80	7542520	
VIH	Logical "1" Input Voltage		CD - VIL MAX, 1	FR = VIL MAX			2.0			Volts	
200	NAME OF TAXABLE PARTY OF TAXABLE PARTY OF TAXABLE PARTY.		CD = VIL MAX,		-	COM'L			0.8	promone	
VIL	Logical "0" Input Voltage		T/R = VIL MAX			MIL			0.7	Volts	
2 // 10 22	Logical "1" Output Voltage		IOH =	-0.4mA	Vcc-1.15	Vcc-0.8					
VoH		$CD = V_{\parallel}L$ MAX, $T/\overline{R} = 2.0V$		-5.0mA	2.7	3.9		Volts			
TOR	THE REAL PROPERTY OF THE PARTY		I/R = 2.0V		– 10mA	2.4	3.6				
			CD = V _{IL} MAX, T/R = 2.0V		(OL = 2	20mA		0.3	0.4	Volts	
VOL	Logical "0" Output Voltage				IOL =	48mA		0.4	0.5		
os	Output Short Circuit Current		CD = VIL MAX, T		= 0V		-25	-50	- 150	mA	
lin .	Logical "1" Input Current	-	CD = VIL MAX,	T/A = VIL MAX	V ₁ = 2.7	v		0.1	80	μА	
0	Input Current at Minimum Input	Voltage	CD = 2.0V, VCC = MAX, VI = VCC MAX				1	mA			
III.	Logical "0" Input Current		CD = VIL MAX, T/R = VIL MAX, VI = 0.4V			-70	-200	μΑ			
Vc	Input Clamp Voltage		CD = 2.0V, I _{IN} =	-12mA				-0.7	-1.5	Volts	
1000	Output/Input 3-State Current		CD = 2.0V		V _O = 0				- 200	μА	
lco			CD = 2.0V		Vo =	4.0V			200	μл	
CONTROL INPU	- International Control of the Contr						1				
VIH	Logical "1" Input Voltage					Teresono	2.0	W-0-000		Volts	
VIL	Logical "0" Input Voltage					COM'L			0.8	Volts	
IIH	Logical "1" Input Current		V ₁ = 2.7V			1		0.5	20	μА	
l _l	Input Current at Maximum Input	t Voltage						1.0	mA		
		17				T/Ā		-0.1	-0.25		
lil.	Logical "0" Input Current		V _I = 0.4V			CD		-0.1	-0.25	mA	
V _C	Input Clamp Voltage		I _{IN} = – 12mA					-0.8	-1.5	Volt	
POWER SUPPL	Y CURRENT			- Samuel			-				
		Amanan	$CD = V_1 = 2.0V$,			STORY		70	100	-	
	107	Am2946	CD = 0.4V, VINA = T/R = 2.0V, VCC = MAX		AX		100	150			
loc ·	Power Supply Current	W DESCRIPTION	CD = 2.0V, VI =	0.4V, VCC = M	AX	100000		70	100	mA.	
		Am2947B	CD = VINA = 0.4	V T/B = 20V	Vcc = M	AX		90	140		

SWITCHING TEST CIRCUIT

SWITCHING TIME WAVEFORM






Note: C₁ includes test fixture capacitance.

 $t_r = t_f < 10$ ns 10% to 90%

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.



S FORT TRIL 1.5V

VATIL 1.5V


VATIL 1.5V

VEFO03110

Note: C2 and C3 include test fixture capacitance.

 $t_f = t_f < 10$ ns 10% to 90%

Figure 2. Propagation Delay from $T/\overline{\mbox{\bf R}}$ to A Port or B Port.



PORT 1.5V VF003011

Note: C_4 includes test fixture capacitance. Port input is in a fixed logical condition.

 $t_f = t_f < 10$ ns 10% to 90%

Figure 3. Propagation Delay from CD to A Port or B Port.

SWITCHING CHARACTERISTICS (T_A = $\pm 25^{\circ}$ C, V_{CC} = 5.0V) Am2946

Parameter	Description	Test Conditions	Typ (Note 1)	Max ·	Units
	A PORT DAT	TA/MODE SPECIFICATIONS			
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, $T/\overline{R} = 0.4V$ (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	8	12	ns
[†] PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R} = 0.4V$ (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	11	16	ns
tplza	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	10	15	ns
t _{PHZA}	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
t _{PZLA}	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	19	25	ns
tp7HA	Propagation Delay from 3-State to a Logical "1"	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3)	19	25	ns

SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2946

e way appearant for the contract of the			COMMERCIAL Am2946	MILITARY Am2946		
Parameter	Description	Test Conditions	Max	Max	Units	
PRIZERE		ORT DATA/MODE SPECIFICATIONS				
POH! A	Propagation Delay to a Logical	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	16	19	ns	
POLHA	Propagation Delay to a Logical	CD = 0.4V, $T/R = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	20	23	ns	
PLZA	Propagation Delay from a Logical	B ₀ to B ₇ = 2.4V, T/R = 0.4V (Figure 3) S ₂ - 1, R ₅ = 1k, C ₄ = 15pF	18	21	ns	
PHZA	Propagation Delay from a Logical "1" to 3-State from GD to A Port	B ₀ to B ₇ = 0.4V, T/R = 0.4V (Figure 3)	18	21	ns	
PZ.A	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 2.4V, T/R = 0.4V (Figure 3) S ₂ = 1 R ₅ = 1k, C ₄ = 30pF	28	33	ns	
PZHA	Propagation Delay from 2-State to a Logical ":" from CD to A Port	Bo to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₃ = 0, R ₅ = 5k, C ₄ = 30pF	28	33	ns	
	a Logical . How ob to A see	ORT DATA/MODE SPECIFICATIONS	3			
	1	CD = 0.4V, T/\overline{R} = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	24	29	ns	
tPDHLB	Propagation Delay to a Logical "0" from A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	16	19	ns	
		CD = 0.4V, T/R = 2.4V (Figure 1)	25	30	ns	
	Propagation Delay to a Logical "1" from A Port to B Port	$R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		22	ns	
IPDLHB		$R_1 = 367\Omega$, $R_2 = 5k$, $C_1 = 45pF$	19		113	
tpi.ZB	Propagation Delay from a Logical "0" to 3-State from CD to 3 Port	A_0 to $A_7 = 2.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	23	26	ns	
tenza	Propagation Delay from a Logical	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	18	. 21	ns	
4 HZB		A_0 to $A_7 = 2.4V$, $T/R = 2.4V$ (Figure 3)	38	43	ns	
toru n	Propagation Dalay from 3-State to	$S_3 = 1$, $R_5 = 100\Omega$, $C_4 = 300pF$				
t _{PZLB}	a Logical C' from CD to B Port	S ₃ = 1, R ₅ = 567Ω, C ₄ = 45pF	26	30	ns	
	Propagation Delay from 3-State to	A_0 to $A_7 = 0.4V$, $T/R = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 300pF$	38	43	ns	
1PZHB	a Logical "1" from CD to B Port	S ₃ = 0, R ₅ = 5k, C ₄ = 45pF	26	30	ns	
	TRAN	SMIT RECEIVE MODE SPECIFICATI	ONS			
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Peri	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 30pF$	38	43	ns	
tten	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 0$, $R_3 = 5k$, $C_2 = 30pF$	38	43	ns	
tarı	Propagation Delay from Receive Mode to Transmit a Logical "0", 178 to 8 Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	41	47	ns	
terh	Propagation Delay from Receive Mode to Transmit a Logical "1". T/B to B Port	CO = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 0$, $R_3 = 300\Omega$, $C_2 = 5pF$	41	47	n	

SWITCHING CHARACTERISTICS (TA = $\pm 25^{\circ}$ C, V_{CC} = 5.0V) Am2947

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS	2 188655		
IPDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	14	18	ns
t _{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	13	18	ns
t _{PLZA}	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	11	15	ns
t _{PHZA}	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
¹ PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	19	25	ns
t _{PZHA}	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	19	25	ns
181	B PORT DAT	A/MODE SPECIFICATIONS			
фрицв	Propagation Delay to a Logical "0" from	CD = 0.4V, T/\overline{R} = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1$ k, $C_1 = 300$ pF	18	23	ns
4-DHLB	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18	ns
tonyum	Propagation Delay to a Logical "1" from	CD = 0.4V, T/\overline{R} = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1$ k, $C_1 = 300$ pF	16	23	ns
PDLHB	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18 18 15 15 25 25 25 23	ns
[†] PLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	. 13	18	ns
tpHZ8	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ , = 0, R ₅ = 1k, C ₄ = 15pF	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	25	35	ns
TPZLB	Propagation Delay from a Logical "0" to 3-State from CD to A Port Propagation Delay from a Logical "1" to 3-State from CD to A Port Propagation Delay from 3-State to a Logical "0" from CD to A Port Propagation Delay from 3-State to a Logical "1" from CD to A Port B PORT DA Propagation Delay from 3-State to a Logical "1" from CD to A Port Propagation Delay to a Logical "0" from A Port to B Port Propagation Delay from a Logical "0" to 3-State from CD to B Port Propagation Delay from a Logical "1" to 3-State from CD to B Port Propagation Delay from 3-State to a Logical "0" from CD to B Port Propagation Delay from 3-State to a Logical "0" from CD to B Port Propagation Delay from 3-State to a Logical "1" from CD to B Port Propagation Delay from 3-State to a Logical "1" from CD to B Port Propagation Delay from 3-State to a Logical "1" from CD to B Port Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$R_3 = 1$, $R_5 = 667\Omega$, $C_1 = 45pF$	16	22	ns
	Propagation Delay from 3-State to a Logical "1"	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	26	35	ns
tpzHB	from CD to B Port	S ₃ = 0, R ₅ = 5k, C ₁ = 45pF	14	22	ns
	TRANSMIT REC	EIVE MODE SPECIFICATIONS			(490-)
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 30pF$	28	38	ns
trah	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 100Ω, C ₃ = 5pF S ₂ = 0, R ₃ = 5k, C ₂ = 30pF	28	38	ns
¹ATL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300$ pF $S_2 = 0$, $R_3 = 300\Omega$, $C_2 = 5$ pF	31	40	ns
^t ятн	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	31	40	ns

Note: 1. All typical values given are for V_{CC} = 5.0V and T_A = 25°C.
2. Only one output at a time should be shorted.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2947

Parameter			COMMERCIAL Am2947	MILITARY Am2947 Max	
	Description	Test Conditions	Max		Units
Parameter		ORT DATA/MODE SPECIFICATIONS			
PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	21	24	ns
PDLHA	Propagation Delay to a Logical	CD = 0.4V, $T/R = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	21	24	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	Bo to B ₇ = 0.4V, T/R = 0.4V (Figure 3)	18	21	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/R = 0.4V$ (Figure 3)	18	21	ns
PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	Bo to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₂ = 1, R ₅ = 1k, C ₄ = 30pF	28	33	ns
PZHA	Propagation Delay from 3-State to a Logical "t" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/R = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	28	33	ns
TZIIN	B P	ORT DATA/MODE SPECIFICATIONS	3		
		CD = 0.4V, T/R = 2.4V (Figure 1)	28	34	ns
tPDHLB	Propagation Delay to a Logical	$R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$ $R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	22	25	ns
	O HOM PET ON TO	CD = 0.4V, T/R = 2.4V (Figure 1)	28	34	ns
Propagation Delay to a Logical	Propagation Delay to a Logical	$R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	28	25	ns
PDLING	AND SECTION	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	- 22		- 1
tPLZB	Propagation Delay from a Logical	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	23	26	ns
tpHZB	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	18	21	ns
		A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3)	38	43	ns
tPZLB	Propagation Delay from 3-State to a Logical "0" from CD to B Port	$S_3 = 1$, $R_5 = 100\Omega$, $C_4 = 300pF$ $S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$	26	30	ns
	a coglodi	A ₀ to A ₇ = 2.4V, T/R = 2.4V (Figure 3)	38	43	ns
l _{PZHB}	Propagation Delay from 3-State to a Logical "1" from CD to B Port	$S_3 = 0$, $R_5 = 1k$, $C_4 = 300pF$	26	30	ns
4-2110		S ₃ = 0, R ₅ = 5k, C ₄ = 45pF			
	TRAN	SMIT RECEIVE MODE SPECIFICATI	UNS		\neg
ttel.	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 30pF$	42	48	ns
tтян	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 0$, $R_3 = 5k$, $C_2 = 30pF$	42	48	ns
t _{RTL}	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	45	51	ns
tвтн	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	45	51	ns