

CA3146, CA3146A, CA3183, CA3183A

High-Voltage Transistor Arrays

The CA3146A, CA3146, CA3183A, and CA3183 are general purpose high voltage silicon NPN transistor arrays on common monolithic substrate.

Types CA3146A and CA3146 consist of five transistors with two of the transistors connected to form a differentially connected pair. These types are recommended for low power applications in the DC through VHF range. (CA3146A and CA3146 are high voltage versions of the popular predecessor type CA3046.)

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

OBSOLETE PRODUCT
POSSIBLE SUBSTITUTE PRODUCT
CA3046, CA3086, CA3083

May 2001

File Number 532.6

High-Voltage Transistor Arrays

The CA3146A, CA3146, CA3183A, and CA3183 are general purpose high voltage silicon NPN transistor arrays on a common monolithic substrate.

Types CA3146A and CA3146 consist of five transistors with two of the transistors connected to form a differentially connected pair. These types are recommended for low power applications in the DC through VHF range. (CA3146A and CA3146 are high voltage versions of the popular predecessor type CA3046.)

Types CA3183A and CA3183 consist of five high current transistors with independent connections for each transistor. In addition two of these transistors (Q_1 and Q_2) are matched at low current (i.e., 1mA) for applications where offset parameters are of special importance. A special substrate terminal is also included for greater flexibility in circuit design. (CA3183A and CA3183 are high voltage versions of the popular predecessor type CA3083.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note AN5296 "Application of the CA3018 Integrated Circuit Transistor Array."

Part Number Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG.
CA3146AE	-40 to 85	14 Ld PDIP	E14.3
CA3146AM (3146A)	-40 to 85	14 Ld SOIC	M14.15
CA3146E	-40 to 85	14 Ld PDIP	E14.3
CA3146M (3146)	-40 to 85	14 Ld SOIC	M14.15
CA3146M96 (3146)	-40 to 85	14 Ld SOIC Tape and Reel	M14.15
CA3183AE	-40 to 85	16 Ld PDIP	E16.3
CA3183AM96 (3183A)	-40 to 85	16 Ld SOIC Tape and Reel	M16.15
CA3183E	-40 to 85	16 Ld PDIP	E16.3
CA3183M (3183)	-40 to 85	16 Ld SOIC	M16.15
CA3183M96 (3183)	-40 to 85	16 Ld SOIC Tape and Reel	M16.15

Features


- Matched General Purpose Transistors
- Operation from DC to 120MHz (CA3146, CA3146A)
- Low Noise Figure 3.2dB (CA3146, CA3146A)
- High I_C 75mA (Max) (CA3183, CA3183A)

Applications


- General Use in Signal Processing Systems in DC through VHF Range
- Custom Designed Differential Amplifiers
- Temperature Compensated Amplifiers
- Lamp and Relay Drivers (CA3183, CA3183A)
- Thyristor Firing (CA3183, CA3183A)

Pinouts

CA3146, CA3146A (PDIP, SOIC) TOP VIEW



CA3183, CA3183A (PDIP, SOIC) TOP VIEW



CA3146, CA3146A, CA3183, CA3183A

Absolute Maximum Ratings

Collector-to-Emitter Voltage (V _{CEO})
CA3146A, CA3183A40V
CA3146, CA3183
Collector-to-Base Voltage (V _{CBO})
CA3146A, CA3183A50V
CA3146, CA3183
Collector-to-Substrate Voltage (V _{CIO} , Note 1)
CA3146A, CA3183A50V
CA3146, CA3183
Emitter to Base Voltage (V _{EBO}) all types5V
Collector Current
CA3146A, CA3146
CA3183A, CA3183
Base Current (I _B) - CA3183A, CA3183 20mA

Thermal Information

Thermal Resistance (Typical, Note 2)	θ _{JA} (°C/W)
14 Ld PDIP Package	100
14 Ld SOIC Package	200
16 Ld PDIP Package	95
16 Ld SOIC Package	175
Maximum Power Dissipation (Any One Transistor, Note	3)
CA3146A, CA3146	300mW
CA3183A, CA3183	500mW
Maximum Junction Temperature (Die)	175 ⁰ C
Maximum Junction Temperature (Plastic Package)	150 ^o C
Maximum Storage Temperature Range (all types)65	
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range -40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors, and to provide for normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.
- 3. Care must be taken to avoid exceeding the maximum junction temperature. Use the total power dissipation (all transistors) and thermal resistances to calculate the junction temperature.

Electrical Specifications CA3146 Series

		TEST CONDITIONS	TYPICAL		CA3146			CA3146A		
PARAMETER	SYMBOL	T _A = 25°C	PERF. CURVE FIG. NO.	MN	ТҮР	MAX	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS FOR EACH	CH TRANSIS	STOR	•	'	•	'				
Collector-to-Base Breakdown Voltage	V _(BR) CBO	$I_C = 10\mu A, I_E = 0$	-	40	72	-	50	72	-	V
Collector-to-Emitter Breakdown Voltage	V _(BR) CEO	$I_C = 1$ mA, $I_B = 0$	-	30	56	-	40	56	-	V
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{CI} = 10\mu A, I_B = 0,$ $I_E = 0$	-	40	72	-	50	72	-	V
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 10\mu A, I_C = 0$	-	5	7	-	5	7	-	V
Collector-Cutoff Current	ICEO	V _{CE} = 10V, I _B = 0	1	-	See Curve	5	-	See Curve	5	μΑ
Collector-Cutoff Current	I _{CBO}	V _{CB} = 10V, I _E = 0	2	-	0.002	100	-	0.002	100	nA
DC Forward-Current Transfer	h _{FE}	$V_{CE} = 5V, I_{C} = 10mA$	3	-	85	-	-	85	-	-
Ratio		V _{CE} = 5V, I _C = 1mA	3	30	100	-	30	100	-	-
		$V_{CE} = 5V, I_{C} = 10\mu A$	3	-	90	-	-	90	-	-
Base-to-Emitter Voltage	V _{BE}	$V_{CE} = 3V$, $I_{C} = 1mA$	4	0.63	0.73	0.83	0.63	0.73	0.83	V
Collector-to-Emitter Saturation Voltage	V _{CE} SAT	I _C = 10mA, I _B = 1mA	5	-	0.33	-	-	0.33	-	V
DC CHARACTERISTICS FOR TRA	ANSISTORS	Q ₁ AND Q ₂ (As A Differ	rential Ampli	fier)						
Magnitude of Input Offset Voltage V _{BE1} - V _{BE2}	IVIOI	V _{CE} = 5V, I _E = 1mA	6, 7	-	0.48	5	-	0.48	5	mV
Magnitude of Base-to-Emitter Temperature Coefficient	$\frac{\Delta V_{BE}}{\Delta T}$	V _{CE} = 5V, I _E = 1mA	-	-	1.9	-	-	1.9	-	mV/°C

CA3146, CA3146A, CA3183, CA3183A

Electrical Specifications CA3146 Series (Continued)

		TEST CONDITIONS	TYPICAL		CA3146			CA3146A	1	
PARAMETER	SYMBOL	T _A = 25°C	PERF. CURVE FIG. NO.	MN	TYP	MAX	MIN	TYP	MAX	UNITS
Magnitude of V _{IO} (V _{BE1} - V _{BE2}) Temperature Coefficient	$\frac{\Delta V_{IO}}{\Delta T}$	$V_{CE} = 5V,$ $I_{C1} = I_{C2} = 1mA$	-	-	1.1	-	-	1.1	-	μV/°C
Magnitude of Input Offset Current I _{IO1} - I _{IO2} (CA3146AE and CA3146E Only)	I _{IO}	V _{CE} = 5V, I _{C1} = I _{C2} = 1mA	8	-	0.3	2	-	0.3	2	μА
DYNAMIC CHARACTERISTICS		1					'			
Low Frequency Noise Figure	NF	f = 1kHz, V_{CE} = 5V, I_{C} = 100μA, Source Resistance = 1k Ω	10	-	3.25	-	-	3.25	-	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:										
Forward-Current Transfer Ratio	h _{FE}	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 1mA$	12	-	100	-	-	100	-	-
Short-Circuit Input Impedance	h _{IE}	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 1mA$	12	-	3.5	-	-	2.7	-	kΩ
Open-Circuit Output Impedance	h _{OE}	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 1mA$	12	-	15.6	-	-	15.6	-	μS
Open-Circuit Reverse Voltage Transfer Ratio	h _{RE}	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 1mA$	12	-	1.8 x 10 ⁻⁴	-	-	1.8 x 10 ⁻⁴	-	-
Admittance Characteristics:										
Forward Transfer Admittance	Y _{FE}	$f = 1MHz$, $V_{CE} = 5V$, $I_{C} = 1 mA$	13	-	31- j1.5	-	-	31-j1.5	-	mS
Input Admittance	Y _{IE}	$f = 1MHz$, $V_{CE} = 5V$, $I_{C} = 1 mA$	14	-	0.3 + j0.04	-	-	0.35 + j0.04	-	mS
Output Admittance	Y _{OE}	$f = 1MHz$, $V_{CE} = 5V$, $I_{C} = 1 mA$	15	-	0.001 + j0.03	-	-	0.001 + j0.03	-	mS
Reverse Transfer Admittance	Y _{RE}	$f = 1MHz$, $V_{CE} = 5V$, $I_{C} = 1 mA$	16		See Curve			See Curve		mS
Gain-Bandwidth Product	f _T	$V_{CE} = 5V$, $I_{C} = 3mA$	17	300	500	-	300	500	-	MHz
Emitter-to-Base Capacitance	C _{EB}	V _{EB} = 5V, I _E = 0	18	-	0.70	-	-	0.70	-	pF
Collector-to-Base Capacitance	C _{CB}	V _{CB} = 5V, I _C = 0	18	-	0.37	-	-	0.37	-	pF
Collector-to-Substrate Capacitance	C _{Cl}	V _{CI} = 5V, I _C = 0	18	ı	2.2	-	-	2.2	1	pF

Electrical Specifications CA3183 Series

		TEST CONDITIONS		CA3183			CA3183A			
PARAMETER	SYMBOL	T _A = 25°C	PERF. CURVE FIG. NO.	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS FO	R EACH TRA	NSISTOR								
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 100 \mu A, I_E = 0$	-	40	-	-	50	-	-	V
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	$I_C = 1 \text{mA}, I_B = 0$	-	30	-	-	40	-	-	V
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{CI} = 100\mu A, I_{B} = 0,$ $I_{E} = 0$	-	40	-	-	50	-	-	V
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 500 \mu A, I_C = 0$	-	5	-	-	5	-	-	V
Collector-Cutoff Current	ICEO	V _{CE} = 10V, I _B = 0	19	-	-	10	-	-	10	μΑ

Electrical Specifications CA3183 Series (Continued)

		TEST CONDITIONS	TYPICAL		CA3183	3		CA3183	Α	
PARAMETER	SYMBOL	T _A = 25°C	PERF. CURVE FIG. NO.	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Collector-Cutoff Current	I _{CBO}	V _{CB} = 10V, I _E = 0	20	-	-	1	-	-	1	μΑ
DC Forward-Current	h _{FE}	V _{CE} = 3V, I _C = 10mA	21, 22	40	-	-	40	-	-	-
Transfer Ratio		V _{CE} = 5V, I _C = 50mA	-	40	-	-	40	-	-	-
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3V, I _C = 10mA	23	0.65	0.75	0.85	0.65	0.75	0.85	V
Collector-to-Emitter Saturation Voltage	V _{CE} SAT (Note 3)	$I_C = 50$ mA, $I_B = 5$ mA	24	-	1.7	3.0	-	1.7	3.0	V
FOR TRANSISTORS Q ₁ AN	D Q ₂ (AS A D	IFFERENTIAL AMPLIFI	ER)							
Absolute Input Offset Voltage	V _{IO}	$V_{CE} = 3V$, $I_{C} = 1mA$	25	-	0.47	5	-	0.47	5	mV
Absolute Input Offset Current	l _I IOl	V _{CE} = 3V, I _C = 1mA	26	-	0.78	2.5	-	0.78	2.5	μА

Typical Performance Curves DC Characteristics - CA3146 Series




FIGURE 1. $I_{\mbox{\footnotesize{CEO}}}$ vs TEMPERATURE FOR ANY TRANSISTOR




FIGURE 2. $I_{\mbox{\footnotesize{CBO}}}$ vs TEMPERATURE FOR ANY TRANSISTOR




FIGURE 3. $h_{\mbox{\scriptsize FE}}$ vs $I_{\mbox{\scriptsize C}}$ FOR ANY TRANSISTOR




FIGURE 4. $V_{\mbox{\footnotesize{BE}}}$ vs Temperature for any transistor

Typical Performance Curves DC Characteristics - CA3146 Series (Continued)




FIGURE 5. V_{CE SAT} vs I_C FOR ANY TRANSISTOR




FIGURE 6. VIO vs TEMPERATURE FOR Q1 AND Q2




FIGURE 7. V_{BE} AND V_{IO} vs I_E FOR Q_1 AND Q_2




FIGURE 8. I_{IO} vs I_{C} FOR ${\rm Q}_{1}$ AND ${\rm Q}_{2}$

Typical Performance Curves Dynamic Characteristics (For Any Transistor) - CA3146 Series




FIGURE 9. NF vs I_C AT R_S = 500 Ω




FIGURE 10. NF vs I_C AT R_S = 1k Ω

Typical Performance Curves Dynamic Characteristics (For Any Transistor) - CA3146 Series (Continued)




FIGURE 11. NF vs I_C AT R_S = 10k Ω




FIGURE 12. h_{FE} , h_{IE} , h_{OE} , h_{RE} vs I_C




FIGURE 13. y_{FE} vs FREQUENCY




FIGURE 14. y_{IE} vs FREQUENCY




FIGURE 15. FIGURE 15. y_{OE} vs FREQUENCY





FIGURE 16. FIGURE 16. y_{RE} vs FREQUENCY

Typical Performance Curves Dynamic Characteristics (For Any Transistor) - CA3146 Series (Continued)






FIGURE 18. C_{EB}, C_{CB}, C_{CI} vs BIAS VOLTAGE

Typical Performance Curves DC Characteristics - CA3183 Series




FIGURE 19. I_{CEO} vs TEMPERATURE FOR ANY TRANSISTOR




FIGURE 20. I_{CBO} vs TEMPERATURE FOR ANY TRANSISTOR




FIGURE 21. $h_{\mbox{\scriptsize FE}}$ vs TEMPERATURE FOR ANY TRANSISTOR




FIGURE 22. $h_{\mbox{\scriptsize FE}}$ vs $I_{\mbox{\scriptsize C}}$ FOR ANY TRANSISTOR

Typical Performance Curves DC Characteristics - CA3183 Series (Continued)




FIGURE 23. $\ensuremath{\text{V}_{\text{BE}}}$ vs $\ensuremath{\text{I}_{\text{C}}}$ FOR ANY TRANSISTOR




FIGURE 24. V_{CE SAT} vs I_C FOR ANY TRANSISTOR




FIGURE 25. |VIO| vs IC FOR DIFFERENTIAL AMPLIFIER (Q1 AND Q2)





FIGURE 26. $|I_{IO}|$ vs I_C FOR DIFFERENTIAL AMPLIFIER (Q₁ AND Q₂)

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and $\boxed{e_A}$ are measured with the leads constrained to be perpendicular to datum $\boxed{-C_-}$.
- e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -1.14mm).

E14.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62	BSC	6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	4	14		9

Rev. 0 12/93

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62	7.62 BSC	
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	6	1	9	

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	4	14		7
α	0°	8º	0°	8º	-

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3859	0.3937	9.80	10.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	6	16		7
α	0°	8 ⁰	0°	8º	-

Rev. 0 12/93

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at website www.intersil.com/design/quality/iso.asp.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369