

CDP1823, CDP1823C

128-Word x 8-Bit LSI Static RAM

The CDP1823 and CDP1823C are 128-word by 8-bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4V to 10.5V, and the CDP1823C has a recommended operating voltage range of 4V to 6.5V.

The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip-select inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs CS2, CS3 and CS5 require a low input signal, and the chip-select inputs CS1 and CS4 require a high input signal.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



CDP1823, CDP1823C

128-Word x 8-Bit LSI Static RAM

March 1997

Features

- · Fast Access Time
- · Common Data Inputs and Outputs
- Multiple Chip Select Inputs to Simplify Memory System Expansion

Ordering Information

5V	10V	PACKAGE	TEMP. RANGE	PKG. NO.
CDP1823CE	CDP1823E	PDIP	-40°C to +85°C	E24.6
CDP1823CD	CDP1823D	SBDIP	-40°C to +85°C	D24.6
CDP1823CDX	-	Burn-In		D24.6

Description

The CDP1823 and CDP1823C are 128-word by 8-bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4V to 10.5V, and the CDP1823C has a recommended operating voltage range of 4V to 6.5V.


The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chipselect inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs $\overline{\text{CS2}}$, $\overline{\text{CS3}}$ and $\overline{\text{CS5}}$ require a low input signal, and the chipselect inputs CS1 and CS4 require a high input signal.

The MRD signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.

After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the $\overline{\text{MRD}}$ signal goes high, the device is deselected, or t_{AA} (access time) after address changes.

Pinout

CDP1823, CDP1823C (PDIP, SBDIP) TOP VIEW



CDP1823, CDP1823C

OPERATIONAL MODES

FUNCTION	MRD	MWR	CS1	CS2	CS3	CS4	CS5	BUS TERMINAL STATE
Read	0	Х	1	0	0	1	0	Storage State of Addressed Word
Write	1	0	1	0	0	1	0	Input High-Impedance
Stand-By (Active)	1	1	1	0	0	1	0	High Impedance
Not Selected	Х	Х	0	Х	Х	Х	Х	High Impedance
	Х	Х	Х	1	Х	Х	Х	High Impedance
	Х	Х	Х	Х	1	Х	Х	High Impedance
	Х	Х	Х	Х	Х	0	Х	High Impedance
	Х	Х	Х	Х	Х	Х	1	High Impedance

 $Logic \ 1 = High, \quad Logic \ 0 = Low, \quad X = Don't \ Care$

CDP1823, CDP1823C

Absolute Maximum Ratings

Thermal Information

DC Supply Voltage Range, (V _{DD}) (All Voltages Referenced to V _{SS} Terminal)	
CDP1823	0.5V to +11V
CDP1823C	0.5V to +7V
Input Voltage Range, All Inputs	0.5V to V _{DD} +0.5V
DC Input Current, Any One Input	±10mA
Operating Temperature Range (T _A)	
Package Type D	
Package Type E	40°C to +85°C

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
PDIP Package	60	N/A
SBDIP Package	60	17
Maximum Storage Temperature Range (T	_{STG})65 ⁰	C to +150°C
Maximum Junction Temperature		
Plastic Package		+150 ⁰ C
Maximum Lead Temperature (During Sold	ering)	300°C

Recommended Operating Conditions At T_A = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CDP1	823D	CDP18		
PARAMETER	MIN	MAX	MIN	MAX	UNITS
Supply Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	V_{SS}	V_{DD}	V _{SS}	V_{DD}	V

Static Electrical Specifications At $T_A = -40$ °C to +85°C, Except as Noted:

		CONDITIONS			LIMITS						
						CDP1823			CDP1823C	;	1
PARAMETER	SYMBOL	ν _ο (۷)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE 1) TYP	MAX	UNITS
Quiescent Device	I _{DD}	-	0, 5	5	-	-	500	-	-	500	μΑ
Current		-	0, 10	10	-	-	1000	-	-	-	μА
Output Low (Sink)	l _{OL}	0.4	0, 5	5	2	4	-	2	4	-	mA
Current		0.5	0, 10	10	4.5	9	-	-	-	-	mA
Output High (Source)	I _{OH}	4.6	0, 5	5	-1	-2	-	-1	-2	-	mA
Current		9.5	0, 10	10	-2.2	-4.4	-	-	-	-	mA
Output Voltage	V _{OL}	-	0, 5	5	-	0	0.1	-	0	0.1	V
Low-Level		-	0, 10	10	-	0	0.1	-	-	-	V
Output Voltage	V _{OH}	-	0, 5	5	4.9	5	-	4.9	5	-	V
High-Level		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	V _{IL}	0.5, 4.5	=	5	-	-	1.5	=	-	1.5	V
		0.5, 9.5	=	10	-	-	3	-	-	-	V
Input High Voltage	V _{IH}	0.5, 9.5	-	5	3.5	-	-	3.5	-	-	V
		0.5, 9.5	-	10	7	-	-	-	-	-	V
Input Leakage Current	I _{IN}	Any	0, 5	5	-	-	±5	-	-	±5	μΑ
		Input	0, 10	10	-	-	±10	-	-	-	μΑ
Operating Current	I _{DD1}	-	0, 5	5	-	4	8	-	4	8	mA
(Note 2)		-	0, 10	10	-	8	16	-	-	-	mA
Three-State Output	lout	0, 5	0, 5	5	-	-	±5	-	-	± 5	μΑ
Leakage Current		0, 10	0, 10	10	-	-	±10	-	-	-	μА
Input Capacitance	C _{IN}	-	-	-	-	5	7.5	-	5	7.5	pF
Output Capacitance	C _{OUT}	-	-	-	-	10	15	-	10	15	pF

NOTES:


- 1. Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .
- 2. Outputs open circuited; Cycle time = 1μ s.

 $\textbf{Dynamic Electrical Specifications} \ \ \, \text{At T}_A = \text{-40 to +85}^{\circ}\text{C}, \ \, \text{V}_{DD} \pm 5\%, \ \, \text{t}_{R}, \ \, \text{t}_{F} = \text{20ns}, \ \, \text{C}_L = \text{100pF}$

			LIMITS							
				CDP1823			CDP1823C			
PARAMETER	SYMBOL	V _{DD} (V)	(NOTE 2) MIN	(NOTE 1) TYP	MAX	(NOTE 2) MIN	(NOTE 1) TYP	MAX	UNITS	
Read Cycle (See Figure 1)										
Access Time From Address	t _{AA}	5	-	275	450	-	275	450	ns	
Change		10	-	150	250	-	-	-	ns	
Access Time From Chip	t _{DOA}	5	-	150	250	-	150	250	ns	
Select		10	-	100	150	-	-	-	ns	
MRD to Output Active	t _{AM}	5	-	150	250	-	150	250	ns	
		10	-	100	150	-	-	-	ns	
Data Hold Time After Read	t _{DOH}	5	25	50	75	25	50	75	ns	
		10	15	25	40	-	-	-	ns	

NOTES:

- 1. Typical values are at $T_A = 25^{\circ}C$ and nominal voltage.
- 2. Time required by a limit device to allow for the indicated function.



NOTE:

1. $\overline{\text{MWR}}$ is high during read operation. Timing measurement reference is 0.5 V_{DD}.


FIGURE 1. READ CYCLE TIMING DIAGRAM

 $\textbf{Dynamic Electrical Specifications} \ \ \, \text{At T}_{A} = \text{-40 to +85}^{0}\text{C}, \ \, \text{V}_{DD} \pm 5\%, \ \, \text{t}_{R}, \ \, \text{t}_{F} = \text{20ns}, \ \, \text{C}_{L} = \text{100pF}$

			LIMITS							
				CDP1823			CDP1823C			
PARAMETER	SYMBOL	V _{DD} (V)	(NOTE 2) MIN	(NOTE 1) TYP	MAX	(NOTE 2) MIN	(NOTE 1) TYP	MAX	UNITS	
Write Cycle (See Figure 2)										
Write Recovery	t _{WR}	5	75	-	-	75	-	-	ns	
		10	50	-	-	-	-	-	ns	
Write Cycle	^t WC	5	400	-	-	400	-	-	ns	
		10	225	-	-	-	-	-	ns	
Write Pulse Width	twrw	5	200	-	-	200	-	-	ns	
		10	100	-	-	-	-	-	ns	
Address Setup Time	t _{AS}	5	125	-	-	125	-	-	ns	
		10	75	-	-	-	-	i	ns	
Data Setup Time	t _{DS}	5	100	-	-	100	-	i	ns	
		10	75	-	-	-	-	i	ns	
Data Hold Time From MWR	t _{DH}	5	75	-	-	75	-	-	ns	
		10	50	-	-	-	-	-	ns	

NOTES:

- 1. Typical values are at $T_A = 25^{\circ}$ C and nominal voltage.
- 2. Time required by a limit device to allow for the indicated function.



NOTE:

1. MRD must be high during write operation.

FIGURE 2. WRITE CYCLE TIMING DIAGRAM

Data Retention Specifications At $T_A = -40$ to $+85^{\circ}C$, see Figure 3

		TEST	LIMITS							
		CONDITIO	ONS	CDP1823			CDP1823C			
PARAMETER		V _{DR} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	мах	MIN	(NOTE 1) TYP	мах	UNITS
Minimum Data Retention Voltage	$v_{ m DR}$	-	-	-	1.5	2	-	1.5	2	٧
Data Retention Quiescent Curren	t, I _{DD}	2	-	-	30	100	-	30	100	μА
Chip Deselect to Data Retention	Гime	-	5	600	-	-	600	-	-	ns
	^t CDR	-	10	300	-	-	-	-	-	ns
Recovery to Normal Operation		-	5	600	-	-	600	-	-	ns
Time	^t RC	-	10	300	-	-	-	-	=	ns
V _{DD} to V _{DR} Rise and Fall Time	t_R , t_F	2	5	1	-	-	1	-	-	με

NOTE:

Typical values are for $T_A = 25^{\circ}C$ and nominal V_{DD} .




FIGURE 3. LOW $V_{\mbox{\scriptsize DD}}$ DATA RETENTION TIMING WAVEFORMS




FIGURE 4. FUNCTIONAL DIAGRAM

