

Single-Component 8-Bit Microcomputer

The M8751H-8 is a pin compatible EPROM version of M8051AH. Intel's advanced +5V, depletion load, N-channel, HMOS technology allows the M8751H-8 to remain fully compatible with its M8751H-8 predecessor in addition to incorporating two new features: A program memory security bit that can be used to protect the EPROM against unauthorized readout, and a programmable baud rate modification bit, which doubles the range of baud rates available to the serial port.

Specifically, the M8751H-8 features: 4K byte program memory space; 32 I/O lines; two 16-bit timer/event counters; a 5-source, 2-level interrupt structure; a full duplex serial channel; a Boolean processor; and on-chip oscillator and clock circuitry. Standard TTL and most byte-oriented MCS-80 and MCS-85 peripherals can be used for I/O and memory expansion.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

M8751H-8 T-49-19-59 SINGLE-COMPONENT 8-BIT MICROCOMPUTER

Military

- 8 MHz Operation
- **■** Program Memory Security
- 4K x 8 EPROM
- 128 x 8 RAM
- 32 I/O Lines (Four 8-Bit Ports)
- **Two 16-Bit Timer/Counters**
- Boolean Processor

- Programmable Full-Duplex Serial Channel
- 128K Accessible External Memory
- **m** Multiply and Divide
- 256 User Bit-Addressable Locations
- Military Temperature Range: -55°C to +125°C (T_C)

The M8751H-8 is a pin compatible EPROM version of M8051AH. Intel's advanced ± 5 V, depletion load, N-channel, HMOS* technology allows the M8751H-8 to remain fully compatible with its M8751-8 predecessor in addition to incorporating two new features: A program memory security bit that can be used to protect the EPROM against unauthorized readout, and a programmable baud rate modification bit, which doubles the range of baud rates available to the serial port.

Specifically, the M8751H-8 features: 4K byte program memory space; 32 I/O lines; two 16-bit timer/event counters; a 5-source, 2-level interrupt structure; a full duplex serial channel; a Boolean processor; and on-chip oscillator and clock circuitry. Standard TTL and most byte-oriented MCS®-80 and MCS-85 peripherals can be used for I/O and memory expansion.

The M8751H-8 is available in a hermetically sealed, ceramic, 40-lead dual in-line package which includes a window that allows for EPROM erasure when exposed to ultraviolet light (see Erasure Characteristics). During normal operation, ambient light may adversely affect the functionality of the chip. Therefore, applications which expose the M8751H-8 to ambient light may require an opaque label over the window.

*HMOS is a patented process of Intel Corporation.




Figure 1. Block Diagram

210653-1

December 1989 Order Number: 210653-004




Figure 2. Pin Configurations

M8751H PIN DESCRIPTIONS

Vss Circuit ground potential.

Vcc Supply voltage during programming, verification, and normal operation.

Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory. It also receives the instruction bytes during EPROM programming, and outputs instruction bytes during program verification. (External pullups are required during program verification.) Port 0 can sink (and in bus operations can source) eight LS TTL inputs.

Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. It receives the low-order address byte during EPROM programming and program verification.
Port 1 can sink/source four LS TTL inputs.

Port 2 is an 8-bit bidirectional I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. It also receives the high-order address bits during EPROM programming and program verification. Port 2 can sink/source four LS TTL inputs.

Port 3

Port 3 is an 8-bit bidirectional I/O, port with internal pullups. It also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt)
P3.3	INT1 (external interrupt)
P3.4	T0 (Timer/counter 0 external input)
P3.5	T1 (Timer/counter 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 can sink/source four LS TTL inputs.

T-49-19.59

RST

A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor (\approx 8.2 KΩ) from RST to Vss permits power-on reset when a capacitor (\approx 10 $\mu\text{f})$ is also connected from this pin to Vcc.

ALE/PROG

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activate at a constant rate of ½ the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. This pin is also the program pulse input (PROG) during EPROM programming.

PSEN

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, even when executing out of external Program Memory two activations of PSEN are skipped during each access to external data memory.)

EA/VPP

External Access enable. EA must be externally held low in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFH. Note, however, that if the Security Bit is programmed, the device will not fetch code from any location in external Program Memory.

This pin also receives the 21V programming supply-voltage (Vpp) during EPROM programming.

XTAL1

Input to the inverting oscillator amplifier.

XTAL

Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers", published in the Embedded Controller Handbook.

To drive the device from an external clock source, XTAL1 should be grounded, while XTAL2 is driven,




Figure 3. Oscillator Connections

as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 4. External Drive Configuration

Datum	Emitting Ports	Degraded I/O Lines	V _{OL} (Peak) (Max)	
Address	P2, P0	P1, P3	V8.0	
Write Data	P0	P1, P3, ALE	0.8V	

PRELIMINARY

T.49-19-59

ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin to V _{SS} (Except V _{PP})0.5V to +7V
Voltage from V _{PP} to V _{SS} 21.5V
Power Dissipation2W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

Operating Conditions

Symbol	Description	Min	Max	Units
To	Case Temperature (Instant On)	-55	+125	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	٧

D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Unit	Comments
V _{IL}	Input Low Voltage	-0.5	0.7	٧	
V _{IL1}	Input Low Voltage to EA	0	0.7	٧	
V _{iH}	Input High Voltage (Except XTAL2, RST)	2.2	V _{CC} + 0.5	>	
V _{IH1}	Input High Voltage to XTAL2, RST	2.5	V _{CC} + 0.5	٧	XTAL1 = VSS
Vol	Output Low Voltage Ports 1, 2, 3 (Note 1)		0.45	>	I _{OL} = 1.2 mA
V _{OL1}	Output Low Voltage Port 0, ALE, PSEN (Note 1)		0.60 0.45	V V	I _{OL} = 2.8 mA I _{OL} = 2.4 mA
VoH	Output High Voltage Ports 1, 2, 3	2.4		٧	$I_{OH} = -60 \mu\text{A}$
V _{OH1}	Output High Voltage Port 0 (in External Bus Mode), ALE, PSEN	2.4		٧	$I_{OH} = -300 \mu\text{A}$
կլ .	Logical 0 Input Current P1, P2, P3		-500	μΑ	$V_{IN} = 0.45V$
I _{IL1}	Logical 0 Input Current to EA/Vpp		-15	mA	$V_{IN} = 0.45V$
l _{IL2}	Logical 0 Input Current to XTAL2		-4.5	mA	$XTAL1 = V_{SS}, V_{IN} = 0.45V$
ե լյ	Input Leakage Current to Port 0		±125	μΑ	0.45V < V _{IN} < V _{CC}
ΊΗ	Logical Input Current to EA/VPP		500	μΑ	$V_{IN} = 2.4V$
l _{IH1}	Input Current to RST/V _{PD} to Activate Reset		500	μΑ	V _{IN} < (V _{CC} - 1.5V)
Icc	Power Supply Current		275	mA	All Outputs Disconnected, EA = V _{CC}
C _{IO}	Capacitance of I/O Buffers		10 ′	рF	f _C = 1 MHz, T _A = 25°C

NOTES

^{1.} Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

A.C. CHARACTERISTICS (Over Specified Operating Conditions), Load Capacitance for Port 0, ALE, and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF

EXTERNAL PROGRAM MEMORY CHARACTERISTICS

Symbol	Parameter	8 MHz Osc		Variable	Units	
	T di dillotoi	Min	Max	Min	Max	Unite
1/TCLCL	Oscillator Frequency		-	3.5	8	MHz
TLHLL	ALE Pulse Width	195		2TCLCL-55		ns
TAVLL	Address Valid to ALE	70		TCLCL-55	~	ns
TLLAX	Address Hold after ALE	75		TCLCL-50	"	ns
TLLIV	ALE to Valid Instr In		335		4TCLCL-165	ns
TLLPL	ALE to PSEN	85		TCLCL-40		ns
TPLPH	PSEN Pulse Width	300		3TCLCL-75		ns
TPLIV	PSEN to Valid Instr In		210		3TCLCL-165	ns
TPXIX	Input Instr Hold after PSEN	0		0		ns
TPXIZ	Input Instr Float after PSEN		90		TCLCL-35	ns
TPXAV	PSEN to Address Valid	100		TCLCL-25		ns
TAVIV	Address to Valid Instr In		460		5TCLCL-165	, ns
TPLAZ	PSEN Low to Address Float		20		20	ns


EXTERNAL DATA MEMORY CHARACTERISTICS


Symbol	Parameter	8 MHz Osc		Variable (Units	
Cyllido:	T di dilletti	Min	Max	Min	Max	
TRLRH	RD Pulse Width	650		6TCLCL-100		ns
TWLWH	WR Pulse Width	650		6TCLCL-100		ns
TLLAX	Address Hold after ALE	75		TCLCL-50		ns
TRLDV	RD to Valid Data In		440		5TCLCL-185	ns
TRHDX	Data Hold after RD	0		0		ns
TRHDZ	Data Float after RD		165		2TCLCL-85	ns
TLLDV	ALE to Valid Data In		830	·	8TCLCL-170	ns
TAVDV	Address to Valid Data In		940		9TCLCL-185	ns
TLLWL	ALE to WR or RD	310	440	3TCLCL-65	3TCLCL+65	ns
TAVWL	Address to WR or RD	355		4TCLCL-145		ns
TQVWX	Data Valid to WR Transition	40		TCLCL-85		ns
TQVWH	Data Setup to WR High	800		7TCLCL-75		ns
TWHQX	Data Held after WR	60		TCLCL-65		ns
TRLAZ	RD Low to Address Float		20		20	ns
TWHLH	RD or WR High to ALE High	60	190	TCLCL-65	TCLCL+65	ns


me

M8751H-8

A.C. TIMING DIAGRAMS







intel


M8751H-8

PRELIMINARY

T.49-19-59

EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL2)


Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	8	MHz
TCHCX	CHCX High Time			ns
TCLCX	DLCX Low Time			ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns



SERIAL PORT TIMING-SHIFT REGISTER MODE Load Capacitance = 80 pF


Symbol	Parameter	8 MHz Osc		Variable Oscillator		Units
	- araneter	Min	Max	Min	Max	Oille
TXLXL	Serial Port Clock Cycle Time	1.0		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	1117		10TCLCL-133		ns
TXHQX	Output Data Hold after Clock Rising Edge	133		2TCLCL-117		ns
TXHDX	Input Data Hold after Clock Rising Edge	0		0		กร
TXHDV	Clock Rising Edge to Input Data Valid		1117		10TCLCL-133	ns

SHIFT REGISTER TIMING WAVEFORMS




Preliminary

A.C. TESTING INPUT/OUTPUT, FLOAT WAVEFORMS



AC inputs during testing are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.6V for a logic "0". For timing purposes, the float state is defined as the point at which a PO pin sinks 2.4 mA or sources 400 µA at the voltage



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component to component.

T.49-19-59

EPROM CHARACTERISTICS

Table 1. EPROM Programming Modes

M8751H-8

Mode	RST	PSEN	ALE	EA	P2.7	P2.6	P2.5	P2.4
Program	1	0	0*	V _{PP}	1	0	· · X	X
Inhibit	1	0	1	Х	1	0	Х	Х
Verify	1	0	1	1	0	0	X	X
Security Set	1	0	0*	V _{PP}	1	1	Х	х

NOTES:

"1" = logic high for that pin

"0" = logic low for that pin

"X" = "don't care"

"Vpp" = +21V ±0.5V
*ALE is pulsed low for 50 ms.

Programming the EPROM

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0–P2.3 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 pins, and RST, PSEN, and EA should be held at the "Program" levels indicated in Table 1. ALE is pulsed low for 50 ms to program the code byte into the addressed EPROM location. The setup is shown in Figure 5.

Normally \overline{EA} is held at a logic high until just before ALE is to be pulsed. Then \overline{EA} is raised to +21V,

ADDR. A0-A7
0000H-0FFFH A8-A11

X = "DON'T CARE" X -- P2.5
VIL -- P2.5
VIL -- P2.5
VIL -- P2.6
VIL -- P2.7
XTAL1 RST
VIH1
VSS PSEN

210853-13

Figure 5. Programming Configuration

ALE is pulsed, and then \overline{EA} is returned to a logic high. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level of 21.5V for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches.

Program Verification

If the Security Bit has not been programmed, the onchip Program Memory can be read out for verification purposes, if desired, either during or after the




Figure 6. Program Verification

T.49.19.59

programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0–P2.3. The other pins should be held at the "Verify" levels indicated in Table 1. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation.

The setup, which is shown in Figure 6, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active-low read strobe.

EPROM Security

The security feature consists of a "locking" bit which when programmed denies electrical access by any external means to the on-chip Program Memory. The bit is programmed as shown in Figure 7. The setup and procedure are the same as for normal EPROM programming, except that P2.6 is held at a logic high. Port 0, Port 1, and pins P2.0-P2.3 may be in any state. The other pins should be held at the "Security" levels indicated in Table 1.

Once the Security Bit has been programmed, it can be cleared only by full erasure of the Program Memory. While it is programmed, the internal Program Memory cannot be read out, the device cannot be further programmed, and it cannot execute out of external program memory. Erasing the EPROM, thus clearing the Security Bit, restores the device's full functionality. It can then be reprogrammed.




Figure 7. Programming the Security Bit

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	20.5	21.5	٧
lpp	Programming Supply Current		30	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to PROG Low	48TCLCL		
TGHAX	Address Hold after PROG	48TCLCL		
TDVGL	Data Setup to PROG Low	48TCLCL		
TGHDX	Data Hold after PROG	48TCLCL		
TEHSH	P2.7 (ENABLE) High to VPP	48TCLCL		
TSHGL	V _{PP} Setup to PROG Low	10		μs
TGHSL	V _{PP} Hold after PROG	10		μs
TGLGH	PROG Width	45	55	ms
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	

el

M8751H-8

T.49-19.59


Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



ure

Table 1. MCS®-51 Instruction Set Description

	lable 1. K	103	21 1118
ARITHMETIC OPE	RATIONS		
Mnemonic	Description	Byte	Cyc
ADD A,Rn	Add register to	•	·
	Accumulator	1	1
ADD A, direct	Add direct byte to	•	i
1	Accumulator	2	1
ADD A,@RI	Add indirect RAM to	-	`
עטט עיפעו	Accumulator	1	1
ADD A states		'	٠
ADD A, #data	Add immediate data to	2	1
1	Accumulator	2	1
ADDC A,Rn	Add register to		
	Accumulator with Carry	1	1
ADDC A,direct	Add direct byte to A	_	
i .	with Carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A		
	with Carry flag	1	1.
ADDC A, #data	Add immediate data to		
	A with Carry flag	2	1
SUBB A,Rn	Subtract register from A		
·	with Borrow	1	1
SUBB A,direct	Subtract direct byte		
	from A with Borrow	2	1
SUBB A,@Ri	Subtract Indirect RAM		-
000071,011	from A with Borrow	1	1
SUBB A, # data	Subtract immed data	•	•
3000 A, Fuala	from A with Borrow	2	1
ING A		1	1
INC A	Increment Accumulator	1	
INC Rn	Increment register		1
INC direct	Increment direct byte	2	1
INC @RI	Increment Indirect RAM	1	1
INC DPTR	Increment Data Pointer	1	2
DEC A	Decrement Accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1 `
DEC @Ri	Decrement indirect		
	RAM	1	1
MUL AB	Multiply A & B	1	4
DIV AB	Divide A by B	1	4
DAA	Decimal Adjust		
1	Accumulator	1	1
LOGICAL OPERA			
Mnemonic	Destination	Byte	Сус
ANL A,Rn	AND register to	-,	-,-
AIRE AIRII	Accumulator	1	1
Abil A direct	AND direct byte to	•	•
ANL A, direct		2	1
	Accumulator	2	
ANL A,@RI	AND indirect RAM to		
İ	Accumulator	. 1	1
ANL A, # data	AND immediate data to		
	Accumulator	2	1
ANL direct,A	AND Accumulator to		
	direct byte	2	1
ANL direct, # data	AND immediate data to		
	direct byte	3	2
ORL A,Rn	OR register to		
	Accumulator	1	1
ORL A, direct	OR direct byte to		
J. 127 13411 551	Accumulator	2	1

tion Set Descrip	tion , `		<u> </u>
LOGICAL OPERAT	FIONS (Continued)		
Mnemonic '	Description	Byte	Cyc
ORL A,@RÌ	OR indirect RAM to	-	- 1
	Accumulator	1	1
ORL A, # data	OR immediate data to	•	
Officing a data	Accumulator	2	-1
ORL direct.A	OR Accumulator to	_	٠ ا
ONL direct,A	direct byte	· 2	1
001 11 11 11		ج	'
ORL direct, #data		3 -	2
V=1 4 =	direct byte	3	2
XRL A,Rn	Exclusive-OR register to		
	Accumulator	1	1
XRL A, direct	Exclusive-OR direct	_	
	byte to Accumulator	2	1
XRL A,@Ri	Exclusive-OR indirect	_	
	RAM to A	1	1
XRL A, #data	Exclusive-OR		
	immediate data to A	2 .	1
XRL direct,A	Exclusive-OR Accumu-		
	lator to direct byte	2	1
XRL direct, # data	Exclusive-OR im-		
	mediate data to direct	3	2
CLRA	Clear Accumulator	1	1
CPL A	Complement		
ĺ	Accumulator	1	1
RLA	Rotate Accumulator Left	1	1
RLCA	Rotate A Left through		
1	the Carry flag	1	1
RRA	Rotate Accumulator		
1	Right	1	1
RRCA	Rotate A Right through		
	Carry flag	1	1
SWAP A	Swap nibbles within the		
	Accumulator	1	1
DATA TRANSFER			
Mnemonic	Description	Byte	Cyc
MOV A,Rn	Move register to	•	•
	Accumulator	1	1
MOV A, direct	Move direct byte to		
111011111111111111111111111111111111111	Accumulator	2	1
MOV A,@Ri	Move indirect RAM to		
14,017,407.11	Accumulator	1	- 1
MOV A. #data	Move immediate data		
INO VAIA GUILL	to Accumulator	2	1
MOV Rn,A	Move Accumulator to	_	•
THO THIST	register	1	1
MOV Rn, direct	Move direct byte to	•	•
WOV THI, OHOOL	register	2	2
MOV Rn, #data	Move immediate data to	-	_
IVIOV I III, # QQIQ	register	2	1
MOV direct,A	Move Accumulator to	. =	•
INIOV UITECT,M		2	1
MOV direct Dr	direct byte	~	,
MOV direct,Rn	Move register to direct	2	2
MOV disast disast	byte Move direct byte to	2	~
MOV direct, direct	-	3	· 2
MOV dispot @Di	direct Move indirect RAM to	3	۷
MOV direct,@Ri	MOVE HIGHECT HAM (0	_	_

direct byte

me

Table 1. MCS®-51 Instruction Set Description (Continued)

		Lante I' WC2a-2	1 11121	uci
	DATA TRANSFER (Continued)		
	Mnemonic	Description	Byte	Cvc
	MOV direct, #data	Move immediate data to	Dyte	Cyc
	ino v dilect, Fuata		_	_
	1404 004	direct byte	3	2
	MOV @RI,A	Move Accumulator to		
		indirect RAM	1	1
	MOV @Ri,direct	Move direct byte to		
		indirect RAM	2	2
	MOV @Ri, #data	Move immediate data to	_	_
		indirect RAM	2.	1
	MOV DOTO #datate	Load Data Pointer with	۷.	'
	WOY DE IN, # uala 10		_	
	110110 1 01 1 0077	a 16-bit constant	3	2
ı	MOAC Y'&Y+DLIH	Move Code byte relative		
i		to DPTR to A	1	2
	MOVC A,@A + PC	Move Code byte relative		
		to PC to A	1	2
	MOVX A,@Ri	Move External RAM (8-		_
	• •	bit addr) to A	1	2
	MOVX A,@DPTR	Move External RAM (16-	•	-
	MOTAN, GDI III			_
ļ	MOUN OR A	bit addr) to A	1	2
	MOVX @Ri,A	Move A to External RAM		
ļ		(8-bit addr)	1	2
ł	MOVX @DPTR,A	Move A to External RAM		
1		(16-bit addr)	1	2
ì	PUSH direct	Push direct byte onto	-	_
١		stack	2	2
ļ	POP direct	Pop direct byte from	_	4
1	r Or dilect		_	_
	V0.1.1.5	stack	2	2
	XCH A,Rn	Exchange register with		
		Accumulator	1	1
	XCH A, direct	Exchange direct byte		
1		with Accumulator	2	1
1	XCH A,@Ri	Exchange indirect RAM	_	-
ı		with A	1	1
ı	XCHD A,@Ri	Exchange low-order	•	•
ı	VOI (D V'@1 (I			
1		Digit ind RAM w A	1	1
1				
ı	BOOLEAN VARIABL	E MANIPULATION		į
	Mnemonic	Description	Byte	Cvc
	CLR C	Clear Carry Flag	1	1
	CLR bit			-
J		Clear direct bit	2	1
1	SETB C	Set Carry flag	1	1
ļ	SETB bit	Set direct bit	2	1
1	CPL C	Complement Carry	•	
ł		flag	1	1
1	CPL bit	Complement direct bit	2	1
ı	ANL C,bit	AND direct bit to Carry	_	٠ ا
ı				ا ہ
ı	ANII O ILIA	flag	2	2
ļ	ANL C,/bit	AND complement of	_	ا ر
1		direct bit to Carry	2	2
1	ORL C/bit	OR direct bit to Carry		
١		flag	2	2
١	ORL C,/bit	OR complement of	-	_
١		direct bit to Carry	2	2
١	MOV C,/bit		~	ے ا
ł	IVICY C,/ DIL	Move direct bit to Carry	_	. 1
1		flag	2	1 1
	MOVERO	•		· 1
1	MOV bit,C	Move Carry flag to		
	MOV bit,C	•	2	2
	MOV bit,C	Move Carry flag to		

PROGRAM AND MA	CHINE CONTROL		
Mnemonic	Description	Byte	Cva
ACALL addr11	Absolute Subroutine	Dyte	Cyc
AOALL AUGITT	Call	•	_
LOALL Addiso		2	2
LCALL addr16	Long Subroutine Call	3	2
RET .	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr11	Absoute Jump	2	2
سا MP addr16	Long Jump	3	2
SJMP rel	Short Jump (relative		
	addr)	2	2
JMP @A+DPTR	Jump indirect relative to		
	the DPTR	1.	2
JZ rel	Jump if Accumulator is	•	_
	Zero	2	2
JNZ rel	Jump if Accumulator is	-	_
0112101	Not Zero	2	^
JC rel			2
	Jump if Carry flag is set	2	2
JNC rel	Jump if No Carry flag	2	2
JB bit,rel	Jump if direct Bit set	3	2-
JNB bit,rel	Jump if direct Bit Not		
	set	3	2
JBC bit,rel	Jump if direct Bit is set		
	& Clear bit	3	2
CJNE A, direct, rel	Compare direct to A &		_
	Jump if Not Equal	3	2
CJNE A, #data,rel	Comp, immed, to A &	•	-
	Jump if Not Equal	3	2
CJNE Rn, #data,rel	Comp, immed, to reg &	3	۴.
COITE IIII, # Cata, 161			_
CINE OD Adam	Jump if Not Equal	3	2
CJNE @Ri, #data,rei		_	_
	Jump if Not Equal	3	2
DJNZ Rn,rel	Decrement register &		
L	Jump if Not Zero	2	2
DJNZ direct,rel	Decrement direct &		
	Jump if Not Zero	3	2
NOP	No operation	1	1
NOTES ON DATA A	DDRESSING MODES		
Rn — Work	ing register R0-R7		
direct 128 in	nternal RAM locations, any	1/O pc	rt.
	ol or status register	,	•
	ct internal RAM location a	ddress	ed l
	gister R0 or R1		
	constant included in instruc	otion	
	constant included as byte		~
	iction	3200	UI
	oftware flags, any I/O pin,		
statu		CONTRO	Of
	S UIT AM ADDRESSING MODE:	_	
		_	
	nation address for LCALL		
	oe anywhere within the 64-	K prog	ram
	ory address space		
	nation address for ACALL		•
will b	e within the same 2-K page	e of	
progr	am memory as the first by	e of the	•
	ving instruction		
rel — SJMF	and all conditional jumps	include	an I
8-bit	offset byte, Range is + 12	7-128	
bytes	relative to first byte of the	followi	na I
instru			
	ighted@ Intel Corporation	1979	
	aao into corporation	.018	

int_el[°]

M8751H-8

T.49-19-59

Table 2. Instruction Opcodes in Hexadecimal Order

		Table 2. mandetion ope		
Hex Code	Number of Bytes	Mnemonic	Operands	
00	1	NOP		
01	2	AJMP	code addr	
02	<u>.</u>	₩P	code addr	
03	1	RR	A	
04	i	INC	Ä 1	
05	ż	INC	data addr	
06	1	INC	@R0	
07	1	INC	@R1	
08	1	INC	R0	
09	i	INC	R1	
0A	1	INC	R2	
OB	1	INC	R3	
000	1	INC	R4	
	1	INC	R5	
OD OD	1	INC	R6	
0E			R7	
OF	1	INC	bit addr.code addr	
10	3	JBC	-	
11	2	ACALL	code addr	
12	3	LCALL	code addr	
13	1	RRC	A	
14	1	DEC	Α	
15	2	DEC	data addr	
16	1	DEC	@R0	
17	1	DEC	@R1	
18	1	DEC .	RO .	
19 ,	1	DEC	R1	
1A	1	DEC	R2	
1B	1	DEC	R3	
1C	1	DEC	R4	
1D	1	DEC	R5	
1E	1	DEC	R6 ·	
1F	1	DEC	R7	
20	3	JB	bit addr,code addr	
21	2	AJMP	code addr	
22	1	RET		
23	1	RL	Α	
24	2	ADD	A,#data	
25	2	ADD	A,data addr	
26	1	ADD	A,@R0	
27	i	ADD	A,@R1	
28	i	ADD	A,R0	
29	1	ADD	A,R1	
2A	ì	ADD	A,R2	
2B	i	ADD	A,R3	
2C	i	ADD	A,R4	
2D	i	ADD	A,R5	
2E	i	ADD	A,R6	
	1	ADD	A,R7	
2F	3	JNB	bit addr, code addr	
30	2	ACALL	code addr	
31	1	RETI	5549 4041	
32	1	UEII		

in Hexadecimal Order				
Hex Code	Number of Bytes	Mnemonic	Operands	
33	1	RLC `	A	
34	2	ADDC	A,#data	
35	2	ADDC	A,data addr	
36	1	ADDC	A,@R0	
37	1	ADDC	A,@R1	
38	1	ADDC	A,RO	
39	1 1	ADDC"	A,R1	
3A	1	ADDC .	, A,R2	
3B	1	ADDC	A,R3	
3C	1	ADDC	A,R4	
3D	1	ADDC	A,R5	
3E	1	ADDC	、 A,R6	
3F	1	ADDC	A,R7	
40	2	JC	code addr	
41	2	AJMP	code addr	
42	2	ORL	data addr,A	
43	3	ORL	data addr,#data	
44	2	ORL	A, # data	
45	2	ORL	A,data addr	
46	1	ORL	A,@R0	
47	1	ORL	A,@R1	
48	1	ORL	A,R0	
49	1	ORL	A,R1	
4A	1	ORL	A,R2	
48	1	ORL	A,R3	
4C	1	ORL	A,R4	
4D	1	ORL	A,R5	
4E	1	ORL	A,R6	
4F	1	ORL	A,R7	
50	2	JNC	code addr	
51	2	ACALL	code addr	
52	2	ANL	data addr,A	
53	3	ANL	data addr. #data	
54	2	ANL	A,#data	
55	2	ANL	A,data addr	
56	1	ANL	A,@RÔ	
57	1	ANL	A,@R1	
58	1	ANL	A,R0	
59	1	ANL	A,R1	
5A	1	ANL	A,R2	
5B	1	ANL	A,R3	
5C	1	ANL	A,R4 ^ B5	
5D	1	ANL	A,R5 A,R6	
5E	1	ANL,		
5F	1	ANL	A,R7 code addr	
60	2 .	JZ	code addr	
61	į.	AJMP XRL	data addr,A	
62	2		data addr,#data	
63	3 2	XRL XRL	A,#data	
64	2	XHL	A,≠uaia A.data addr	
	2	ADL	ALVAIG AVVI	

intel

PRELIMINARY

T.49-19.59

Table 2. Instruction Opcodes in Hexadecimal Order (Continued)

M8751H-8

		Table 2. Instruction Opcodes		
Hex Code	Number of Bytes	Mnemonic	Operands	
66	1	XRL	A,@R0	
67	1	XRL	A,@R1	
68	1	XRL .	A,R0	
69	1	XRL	A,R1	
6A	1	XRL	A,R2	
6B	1 .	XRL	A,R3	
6C	1	XRL	A,R4	
6D	1	XRL	A,R5	
6E	· 1	XRL	A,R6	
6F	1	XRL	A,R7	
70	2	JNZ :	code addr	
71	2	ACALL,	code addr	
72	2	ORL.	C,bit addr	
73	1	JMP	@A+DPTR	
74	2	MOV	A,≠data .	
75	3	MOV	data addr, # data	
76	2	MOV	@R0, # data	
77	2	MOV	@R1,#data	
78	2	MOV	R0, # data	
79	2.	MOV	R1,#data	
7A	2	MOV	R2,#data	
7B	2	MOV.	R3,≠data	
7C	2	MOV	R4,#data	
7D	2	MOV	R5, #data	
7E	2	MOV	R6,#data	
7F	2	MOV	R7, ≠data	
80	2	SJMP	code addr	
81	2	AJMP	code addr	
82	2	ANL	C,bit addr	
83	1	MOVC	A,@A+PC	
84	1	DIV .	AB	
85	3	MOV	data addr, data addr	
86	2	MOV .	data addr,@R0	
87	2	MOV	data addr,@R1	
88	2	MOV	data addr,R0	
89	2	MOV	data addr,R1	
8A 8B	2 2	MOV	data addr,R2	
8C	2	MOV .	data addr,R3	
8D	2	MOV	data addr,R4	
8E	2	MOV MOV	data addr,R5	
8F	2	MOV	data addr,R6	
90	3	MOV	data addr,R7 DPTR, ≠data	
91	2	ACALL	code addr	
92	2	MOV	bit addr,C	
93	1	MOVC		
94	2	SUBB	A,@A+DPTR A,#data	
95	2	SUBB	A,#data addr	
96	1	SUBB	A,@R0	
97	i	SUBB	A,@R0 A,@R1	
98	i	SUBB	A,R0	
	•		t 1/1 10	

Hexadecimal Order		r (Continued)
Hex Code	Number of Bytes	Mnemonic	Operands
99	1	SUBB	A _i R1 -
9A	1	SUBB	A,R2
9B	1	SUBB	A.R3
9C	1	SUBB	A,R4
9D	1	SUBB	A,R5
9E	1.	SUBB	A,R6
9F	1	SUBB [*]	A,R7
AO	2	ORL	C,/bit addr
A1	2	AJMP	code addr
A2	2	MOV	C,bit addr
АЗ	1	INC	DPTR
A4	1 .	MUL '	AB
A5		reserved	
A6	2	MOV	@R0,data addr
A7	2	MOV	@R1,data addr
A8	2	MOV	R0.data addr
A9	2	MOV	R1,data addr
AA	2	MOV	R2,data addr
AB	2	MOV	R3,data addr
AC	2	MOV	R4,data addr
AD	2	MOV	R5,data addr
AE	2	MOV	R6,data addr
AF	2	MOV	R7,data addr
В0	2	ANL	C./bit addr
B1	2	ACALL	code addr
B2	2	CPL	bit addr
В3	1	CPL	C
B4	3	CJNE	A, #data,code addr
85	3	CJNE	A,data addr,code addr
86	3	CJNE	@R0, # data, code addr
B7	3	CJNE	@R1,#data,code addr
B6	3	CJNE	R0, #data,code addr
B9	3	CJNE	R1, #data,code addr
BA	3	CJNE	R2, # data, code addr
BB	3	CJNE	R3, # data, code addr
BC	3	CJNE	R4, #data,code addr
BD	3	CJNE	R5, # data, code addr
BE	3	CJNE	R6, # data, code addr
BF	3	CJNE	R7, #data,code addr
CO	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR	C
C4	1	SWAP	Ă
C5	2	XCH	A,data addr
C6	ī	XCH	A,@R0
C7	i	XCH	A.@R1
C8	i	XCH	A,R0
C9	1	XCH	A,R1
CA	i	XCH	A,R2
CB	i	XCH	A,R3
			7910



Table 2. Instruction Opcodes in Hexadecimal Order (Continued)

Hex Code	Number of Bytes	Mnemonic	Operands
CC	1	XCH	A,R4
CD	1	XCH	A,R5
CE	1	XCH	A,R6
CF	1	XCH	A,R7
D0	2	POP	data addr
D1	2	ACALL	code addr
D2	2	SETB	bit addr
D3	1	SETB	C _.
D4	1	DA	A
D5	3	DJNZ	data addr,code addr
D6	1	XCHD	A,@R0
D7	1	XCHD	A,@R1
D8	2	DJNZ	R0,code addr
D9	2	DJNZ	R1,code addr
DA	2	DJNZ	R2,code addr
DB	2	DJNZ	R3,code addr
DC	2	DJNZ	R4,code addr
DD	2	DJNZ	R5,code addr
DE	2	DJNZ	R6,code addr
DF	2	DJNZ	R7,code addr
EO	1	MOVX	A,@DPTR .
E1	2	AJMP	code addr
E2	1	моух	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	Α
E5	2	MOV	A,data addr

Hex Code	Number of Bytes	Mnemonic	Operands
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
EA	1	MOV-	A,R2
EB	1	MOV:	A,R3
EC	1.4	MOV.	A,R4
ED	· 1	MOV	A,R5
EE	1 '	MOV "	A,R6
EF	1.1	MOV -	, A,R7
F0	. 1	MOVX	@DPTR,A
F1	2	AĆALL	code addr
F2	1	MOVX	@R0,A
F3	. 1	MOVX	@R1,A
F4	1	CPL	Α
F5	2	MOV	data addr, A
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1 .	MOV	RO,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A
FB	1	MOV -	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
CC	1	MOV	B7.A