REI Datasheet

## MC34071, ‘72, ‘74, MC33071, ‘72, ‘74

## Single Supply 3.0 V to 44 V Op Amp

Quality bipolar fabrication with innovative design concepts are employed for the MC33071/72/74, MC34071/72/74, NCV33072/74A series of monolithic operational amplifiers. This series of operational amplifiers offer 4.5 MHz of gain bandwidth product, $13 \mathrm{~V} / \mu$ s slew rate and fast settling time without the use of JFET device technology. Although this series can be operated from split supplies, it is particularly suited for single supply operation, since the common mode input voltage range includes ground potential ( $\mathrm{V}_{\mathrm{EE}}$ ).

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
- Class Q Military
- Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## MC34071,2,4,A <br> MC33071,2,4,A, NCV33072,4A

## Single Supply 3.0 V to 44 V Operational Amplifiers

Quality bipolar fabrication with innovative design concepts are employed for the MC33071/72/74, MC34071/72/74, NCV33072/74A series of monolithic operational amplifiers. This series of operational amplifiers offer 4.5 MHz of gain bandwidth product, $13 \mathrm{~V} / \mu \mathrm{s}$ slew rate and fast settling time without the use of JFET device technology. Although this series can be operated from split supplies, it is particularly suited for single supply operation, since the common mode input voltage range includes ground potential ( $\mathrm{V}_{\mathrm{EE}}$ ). With a Darlington input stage, this series exhibits high input resistance, low input offset voltage and high gain. The all NPN output stage, characterized by no deadband crossover distortion and large output voltage swing, provides high capacitance drive capability, excellent phase and gain margins, low open loop high frequency output impedance and symmetrical source/sink AC frequency response.

The MC33071/72/74, MC34071/72/74, NCV33072/74A series of devices are available in standard or prime performance (A Suffix) grades and are specified over the commercial, industrial/vehicular or military temperature ranges. The complete series of single, dual and quad operational amplifiers are available in plastic DIP, SOIC, QFN and TSSOP surface mount packages.

## Features

- Wide Bandwidth: 4.5 MHz
- High Slew Rate: 13 V/us
- Fast Settling Time: $1.1 \mu$ s to $0.1 \%$
- Wide Single Supply Operation: 3.0 V to 44 V
- Wide Input Common Mode Voltage Range: Includes Ground ( $\mathrm{V}_{\mathrm{EE}}$ )
- Low Input Offset Voltage: 3.0 mV Maximum (A Suffix)
- Large Output Voltage Swing: -14.7 V to +14 V (with $\pm 15 \mathrm{~V}$ Supplies)
- Large Capacitance Drive Capability: 0 pF to $10,000 \mathrm{pF}$
- Low Total Harmonic Distortion: 0.02\%
- Excellent Phase Margin: $60^{\circ}$
- Excellent Gain Margin: 12 dB
- Output Short Circuit Protection
- ESD Diodes/Clamps Provide Input Protection for Dual and Quad
- Pb-Free Packages are Available

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

DEVICE MARKING INFORMATION
See general marking information in the device marking section on page 20 of this data sheet.

PIN CONNECTIONS

CASE 626/CASE 751


CASE 646/CASE 751A/CASE 948G


CASE 510AJ



Figure 1. Representative Schematic Diagram
(Each Amplifier)
MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage (from $\mathrm{V}_{\text {EE }}$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\mathrm{V}_{\mathrm{S}}$ | +44 | V |
| Input Differential Voltage Range | $\mathrm{V}_{\text {IDR }}$ | (Note 1) | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{IR}}$ | (Note 1) | V |
| Output Short Circuit Duration (Note 2) | $\mathrm{t}_{\mathrm{SC}}$ | Indefinite | Sec |
| Operating Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Either or both input voltages should not exceed the magnitude of $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$.
2. Power dissipation must be considered to ensure maximum junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) is not exceeded (see Figure 2).

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\right.$ connected to ground, unless otherwise noted. See Note 3 for $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {low }}$ to $\mathrm{T}_{\text {high }}$ )

| Characteristics | Symbol | A Suffix |  |  | Non-Suffix |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \text { Input Offset Voltage }\left(R_{S}=100 \Omega, V_{C M}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | $\mathrm{V}_{10}$ | - | $\begin{aligned} & 0.5 \\ & 0.5 \\ & - \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.5 \\ & - \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 7.0 \end{aligned}$ | mV |
| Average Temperature Coefficient of Input Offset Voltage $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=10 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | $\Delta \mathrm{V}_{10} / \Delta \mathrm{T}$ | - | 10 | - | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Input Bias Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | IB | - | 100 | $\begin{aligned} & 500 \\ & 700 \end{aligned}$ | - | 100 | $\begin{aligned} & 500 \\ & 700 \end{aligned}$ | nA |
| $\begin{aligned} & \text { Input Offset Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | 1 IO | - | 6.0 | $\begin{gathered} 50 \\ 300 \end{gathered}$ | - | 6.0 - | $\begin{gathered} 75 \\ 300 \end{gathered}$ | nA |
| Input Common Mode Voltage Range $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | VICR | $\begin{aligned} & V_{E E} \text { to }\left(V_{C C}-1.8\right) \\ & V_{E E} \text { to }\left(V_{C C}-2.2\right) \end{aligned}$ |  |  | $\begin{aligned} & V_{E E} \text { to }\left(V_{C C}-1.8\right) \\ & V_{E E} \text { to }\left(V_{C C}-2.2\right) \end{aligned}$ |  |  | V |
| $\begin{aligned} & \text { Large Signal Voltage Gain }\left(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | Avol | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | 100 | - | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $100$ | - | V/mV |
| $\begin{aligned} & \text { Output Voltage Swing }\left(\mathrm{V}_{I D}= \pm 1.0 \mathrm{~V}\right) \\ & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, R_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 3.7 \\ 13.6 \\ 13.4 \end{gathered}$ | $\begin{gathered} 4.0 \\ 14 \\ - \end{gathered}$ | - | $\begin{gathered} 3.7 \\ 13.6 \\ 13.4 \end{gathered}$ | $\begin{gathered} 4.0 \\ 14 \\ - \end{gathered}$ |  | V |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{E E}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | V OL | - | $\begin{gathered} \hline 0.1 \\ -14.7 \end{gathered}$ | $\begin{gathered} \hline 0.3 \\ -14.3 \\ -13.5 \end{gathered}$ | - | $\begin{gathered} \hline 0.1 \\ -14.7 \end{gathered}$ | $\begin{gathered} \hline 0.3 \\ -14.3 \\ -13.5 \end{gathered}$ | V |
| Output Short Circuit Current $\left(\mathrm{V}_{\mathrm{ID}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right.$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) <br> Source <br> Sink | Isc | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | - | mA |
| Common Mode Rejection $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{ICR}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | CMR | 80 | 97 | - | 70 | 97 | - | dB |
| $\begin{aligned} & \text { Power Supply Rejection }\left(\mathrm{R}_{\mathrm{S}}=100 \Omega\right) \\ & \mathrm{V}_{\mathrm{CC}} / N_{\mathrm{EE}}=+16.5 \mathrm{~V} /-16.5 \mathrm{~V} \text { to }+13.5 \mathrm{~V} /-13.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | PSR | 80 | 97 | - | 70 | 97 | - | dB |
| $\begin{aligned} & \text { Power Supply Current (Per Amplifier, No Load) } \\ & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | ID | - | $\begin{gathered} 1.6 \\ 1.9 \\ - \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 2.5 \\ & 2.8 \end{aligned}$ | - | $\begin{aligned} & 1.6 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.5 \\ & 2.8 \end{aligned}$ | mA |

3. $\mathrm{T}_{\text {low }}=-40^{\circ} \mathrm{C}$ for MC33071, 2, 4, $/ \mathrm{A} \quad \mathrm{T}_{\text {high }}=+85^{\circ} \mathrm{C}$ for MC33071, 2, 4, $/ \mathrm{A}$
$=0^{\circ} \mathrm{C}$ for MC34071, 2, 4, /A $=+70^{\circ} \mathrm{C}$ for MC34071, 2, 4, $/ \mathrm{A}$
$=-40^{\circ} \mathrm{C}$ for MC34072, $4 / \mathrm{V}$, NCV33072,4A $=+125^{\circ} \mathrm{C}$ for MC34072, $4 / \mathrm{V}$, NCV33072,4A Case 510AJ $\mathrm{T}_{\text {low }} / \mathrm{T}_{\text {high }}$ guaranteed by product characterization.

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{E E}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\right.$ connected to ground. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| Characteristics | Symbol | A Suffix |  |  | Non-Suffix |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \text { Slew Rate }\left(\mathrm{V}_{\text {in }}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}\right) \\ & \mathrm{A}_{\mathrm{V}}=+1.0 \\ & A_{V}=-1.0 \end{aligned}$ | SR | 8.0 | $\begin{aligned} & 10 \\ & 13 \end{aligned}$ | - | 8.0 - | $\begin{aligned} & 10 \\ & 13 \end{aligned}$ | - | V/us |
| Setting Time (10 V Step, $\mathrm{A}_{\mathrm{V}}=-1.0$ ) To $0.1 \%$ ( $+1 / 2$ LSB of 9 -Bits) To $0.01 \%$ ( $+1 / 2$ LSB of 12 -Bits) | $\mathrm{t}_{\text {s }}$ | - | $\begin{aligned} & 1.1 \\ & 2.2 \end{aligned}$ | - | - | $\begin{aligned} & 1.1 \\ & 2.2 \end{aligned}$ | - | $\mu \mathrm{s}$ |
| Gain Bandwidth Product ( $\mathrm{f}=100 \mathrm{kHz}$ ) | GBW | 3.5 | 4.5 | - | 3.5 | 4.5 | - | MHz |
| Power Bandwidth $A_{V}=+1.0, R_{L}=2.0 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{pp}}, \mathrm{THD}=5.0 \%$ | BW | - | 160 | - | - | 160 | - | kHz |
| $\begin{aligned} & \text { Phase margin } \\ & R_{L}=2.0 \mathrm{k} \Omega \\ & R_{L}=2.0 \mathrm{k} \Omega, C_{L}=300 \mathrm{pF} \end{aligned}$ | $\mathrm{f}_{\mathrm{m}}$ | - | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | - | - | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | - | Deg |
| Gain Margin $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF} \end{aligned}$ | $A_{m}$ | - | $\begin{aligned} & 12 \\ & 4.0 \end{aligned}$ | - | - | $\begin{aligned} & 12 \\ & 4.0 \end{aligned}$ | - | dB |
| Equivalent Input Noise Voltage $R_{S}=100 \Omega, f=1.0 \mathrm{kHz}$ | $\mathrm{e}_{\mathrm{n}}$ | - | 32 | - | - | 32 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Equivalent Input Noise Current $\mathrm{f}=1.0 \mathrm{kHz}$ | $\mathrm{i}_{\mathrm{n}}$ | - | 0.22 | - | - | 0.22 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Differential Input Resistance $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\mathrm{R}_{\text {in }}$ | - | 150 | - | - | 150 | - | $\mathrm{M} \Omega$ |
| Differential Input Capacitance $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\mathrm{C}_{\text {in }}$ | - | 2.5 | - | - | 2.5 | - | pF |
| Total Harmonic Distortion $A_{V}=+10, R_{L}=2.0 \mathrm{k} \Omega, 2.0 \mathrm{~V}_{\mathrm{pp}} \leq \mathrm{V}_{\mathrm{O}} \leq 20 \mathrm{~V}_{\mathrm{pp}}, \mathrm{f}=10 \mathrm{kHz}$ | THD | - | 0.02 | - | - | 0.02 | - | \% |
| Channel Separation ( $\mathrm{f}=10 \mathrm{kHz}$ ) | - | - | 120 | - | - | 120 | - | dB |
| Open Loop Output Impedance ( $\mathrm{f}=1.0 \mathrm{MHz}$ ) | $\left\|\mathrm{Z}_{\mathrm{O}}\right\|$ | - | 30 | - | - | 30 | - | W |



Figure 2. Power Supply Configurations


Offset nulling range is approximately $\pm 80 \mathrm{mV}$ with a 10 k potentiometer (MC33071, MC34071 only).

Figure 3. Offset Null Circuit


Figure 4. Maximum Power Dissipation versus Temperature for Package Types


Figure 6. Input Common Mode Voltage Range versus Temperature


Figure 5. Input Offset Voltage versus Temperature for Representative Units


Figure 7. Normalized Input Bias Current versus Temperature


Figure 8. Normalized Input Bias Current versus Input Common Mode Voltage


Figure 9. Split Supply Output Voltage Swing versus Supply Voltage


Figure 10. Split Supply Output Saturation versus Load Current


Figure 12. Single Supply Output Saturation versus Load Resistance to $V_{C C}$


Figure 14. Output Impedance versus Frequency


Figure 11. Single Supply Output Saturation versus Load Resistance to Ground


Figure 13. Output Short Circuit Current versus Temperature


Figure 15. Output Voltage Swing versus Frequency


Figure 16. Total Harmonic Distortion versus Frequency


Figure 18. Open Loop Voltage Gain versus Temperature


Figure 20. Open Loop Voltage Gain and Phase versus Frequency


Figure 17. Total Harmonic Distortion versus Output Voltage Swing


Figure 19. Open Loop Voltage Gain and Phase versus Frequency


Figure 21. Normalized Gain Bandwidth Product versus Temperature


Figure 22. Percent Overshoot versus Load Capacitance


Figure 24. Gain Margin versus Load Capacitance


Figure 26. Gain Margin versus Temperature


Figure 23. Phase Margin versus Load Capacitance


Figure 25. Phase Margin versus Temperature


Figure 27. Phase Margin and Gain Margin versus Differential Source Resistance


Figure 28. Normalized Slew Rate versus Temperature

$2.0 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 30. Small Signal Transient Response


Figure 32. Common Mode Rejection versus Frequency


Figure 29. Output Settling Time

$1.0 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 31. Large Signal Transient Response


Figure 33. Power Supply Rejection versus Frequency


Figure 34. Supply Current versus Supply Voltage


Figure 36. Channel Separation versus Frequency


Figure 35. Power Supply Rejection versus Temperature


Figure 37. Input Noise versus Frequency

## APPLICATIONS INFORMATION CIRCUIT DESCRIPTION/PERFORMANCE FEATURES

Although the bandwidth, slew rate, and settling time of the MC34071 amplifier series are similar to op amp products utilizing JFET input devices, these amplifiers offer other additional distinct advantages as a result of the PNP transistor differential input stage and an all NPN transistor output stage.

Since the input common mode voltage range of this input stage includes the $\mathrm{V}_{\text {EE }}$ potential, single supply operation is feasible to as low as 3.0 V with the common mode input voltage at ground potential.

The input stage also allows differential input voltages up to $\pm 44 \mathrm{~V}$, provided the maximum input voltage range is not exceeded. Specifically, the input voltages must range between $\mathrm{V}_{\text {EE }}$ and $\mathrm{V}_{\mathrm{CC}}$ supply voltages as shown by the maximum rating table. In practice, although not recommended, the input voltages can exceed the $\mathrm{V}_{\mathrm{CC}}$ voltage by approximately 3.0 V and decrease below the $\mathrm{V}_{\mathrm{EE}}$ voltage by 0.3 V without causing product damage, although output phase reversal may occur. It is also possible to source
up to approximately 5.0 mA of current from $\mathrm{V}_{\mathrm{EE}}$ through either inputs clamping diode without damage or latching, although phase reversal may again occur.

If one or both inputs exceed the upper common mode voltage limit, the amplifier output is readily predictable and may be in a low or high state depending on the existing input bias conditions.

Since the input capacitance associated with the small geometry input device is substantially lower ( 2.5 pF ) than the typical JFET input gate capacitance ( 5.0 pF ), better frequency response for a given input source resistance can be achieved using the MC34071 series of amplifiers. This performance feature becomes evident, for example, in fast settling D-to-A current to voltage conversion applications where the feedback resistance can form an input pole with the input capacitance of the op amp. This input pole creates a 2 nd order system with the single pole op amp and is therefore detrimental to its settling time. In this context, lower input capacitance is desirable especially for higher
values of feedback resistances (lower current DACs). This input pole can be compensated for by creating a feedback zero with a capacitance across the feedback resistance, if necessary, to reduce overshoot. For $2.0 \mathrm{k} \Omega$ of feedback resistance, the MC34071 series can settle to within 1/2 LSB of 8 -bits in $1.0 \mu \mathrm{~s}$, and within $1 / 2 \mathrm{LSB}$ of 12 -bits in $2.2 \mu \mathrm{~s}$ for a 10 V step. In a inverting unity gain fast settling configuration, the symmetrical slew rate is $\pm 13 \mathrm{~V} / \mu \mathrm{s}$. In the classic noninverting unity gain configuration, the output positive slew rate is $+10 \mathrm{~V} / \mu \mathrm{s}$, and the corresponding negative slew rate will exceed the positive slew rate as a function of the fall time of the input waveform.

Since the bipolar input device matching characteristics are superior to that of JFETs, a low untrimmed maximum offset voltage of 3.0 mV prime and 5.0 mV downgrade can be economically offered with high frequency performance characteristics. This combination is ideal for low cost precision, high speed quad op amp applications.

The all NPN output stage, shown in its basic form on the equivalent circuit schematic, offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. A $10 \mathrm{k} \Omega$ load resistance can swing within 1.0 V of the positive rail $\left(\mathrm{V}_{\mathrm{CC}}\right)$, and within 0.3 V of the negative rail ( $\mathrm{V}_{\mathrm{EE}}$ ), providing a $28.7 \mathrm{~V}_{\mathrm{pp}}$ swing from $\pm 15 \mathrm{~V}$ supplies. This large output swing becomes most noticeable at lower supply voltages.

The positive swing is limited by the saturation voltage of the current source transistor $\mathrm{Q}_{7}$, and $\mathrm{V}_{\mathrm{BE}}$ of the NPN pull up transistor $\mathrm{Q}_{17}$, and the voltage drop associated with the short circuit resistance, $\mathrm{R}_{7}$. The negative swing is limited by the saturation voltage of the pull-down transistor $\mathrm{Q}_{16}$, the voltage drop $\mathrm{I}_{\mathrm{L}} \mathrm{R}_{6}$, and the voltage drop associated with resistance $\mathrm{R}_{7}$, where $\mathrm{I}_{\mathrm{L}}$ is the sink load current. For small valued sink currents, the above voltage drops are negligible, allowing the negative swing voltage to approach within millivolts of $\mathrm{V}_{\mathrm{EE}}$. For large valued sink currents ( $>5.0 \mathrm{~mA}$ ), diode D3 clamps the voltage across $\mathrm{R}_{6}$, thus limiting the negative swing to the saturation voltage of $\mathrm{Q}_{16}$, plus the forward diode drop of $\mathrm{D} 3\left(\approx \mathrm{~V}_{\mathrm{EE}}+1.0 \mathrm{~V}\right)$. Thus for a given supply voltage, unprecedented peak-to-peak output voltage swing is possible as indicated by the output swing specifications.

If the load resistance is referenced to $\mathrm{V}_{\mathrm{CC}}$ instead of ground for single supply applications, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to $\mathrm{V}_{\mathrm{CC}}$ during the positive swing and the output will pull the load resistance near ground during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull up capability.

Because the PNP output emitter-follower transistor has been eliminated, the MC34071 series offers a 20 mA minimum current sink capability, typically to an output voltage of ( $\mathrm{V}_{\mathrm{EE}}+1.8 \mathrm{~V}$ ). In single supply applications the output can directly source or sink base current from a common emitter NPN transistor for fast high current switching applications.

In addition, the all NPN transistor output stage is inherently fast, contributing to the bipolar amplifier's high gain bandwidth product and fast settling capability. The associated high frequency low output impedance ( $30 \Omega$ typ @ 1.0 MHz ) allows capacitive drive capability from 0 pF to $10,000 \mathrm{pF}$ without oscillation in the unity closed loop gain configuration. The $60^{\circ}$ phase margin and 12 dB gain margin as well as the general gain and phase characteristics are virtually independent of the source/sink output swing conditions. This allows easier system phase compensation, since output swing will not be a phase consideration. The high frequency characteristics of the MC34071 series also allow excellent high frequency active filter capability, especially for low voltage single supply applications.

Although the single supply specifications is defined at 5.0 V , these amplifiers are functional to $3.0 \mathrm{~V} @ 25^{\circ} \mathrm{C}$ although slight changes in parametrics such as bandwidth, slew rate, and DC gain may occur.

If power to this integrated circuit is applied in reverse polarity or if the IC is installed backwards in a socket, large unlimited current surges will occur through the device that may result in device destruction.

Special static precautions are not necessary for these bipolar amplifiers since there are no MOS transistors on the die.

As with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input-output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supply decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

The output of any one amplifier is current limited and thus protected from a direct short to ground. However, under such conditions, it is important not to allow the device to exceed the maximum junction temperature rating. Typically for $\pm 15 \mathrm{~V}$ supplies, any one output can be shorted continuously to ground without exceeding the maximum temperature rating.
(Typical Single Supply Applications $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )


Figure 38. AC Coupled Noninverting Amplifier


Figure 40. DC Coupled Inverting Amplifier Maximum Output Swing


Figure 39. AC Coupled Inverting Amplifier


Figure 41. Unity Gain Buffer TTL Driver


Given $\mathrm{f}_{0}=$ Center Frequency
$\mathrm{A}_{0}=$ Gain at Center Frequency
Choose Value $\mathrm{f}_{0}, \mathrm{Q}, \mathrm{A}_{0}, \mathrm{C}$
Then:

$$
R 3=\frac{Q}{\pi f_{0} C} \quad R 1=\frac{R 3}{2 H_{0}} \quad R 2=\frac{R 1 R 3}{4 Q^{2} R 1-R 3}
$$

For less than $10 \%$ error from operational amplifier $\frac{Q_{0} f_{0}}{G B W}<0.1$
where $\mathrm{f}_{0}$ and GBW are expressed in Hz .
$\mathrm{GBW}=4.5 \mathrm{MHz}$ Typ.

Figure 42. Active High-Q Notch Filter
Figure 43. Active Bandpass Filter


Settling Time
$1.0 \mu \mathrm{~s}$ (8-Bits, $1 / 2 \mathrm{LSB}$ )
Figure 44. Low Voltage Fast D/A Converter


Figure 46. LED Driver


Figure 48. AC/DC Ground Current Monitor


Figure 45. High Speed Low Voltage Comparator

(A) PNP

(B) NPN

Figure 47. Transistor Driver


Figure 49. Photovoltaic Cell Amplifier


Figure 50. Low Input Voltage Comparator with Hysteresis

$\frac{\mathrm{R} 2}{\mathrm{R} 1}=\frac{\mathrm{R} 4}{\mathrm{R} 3}$ (Critical to CMRR)
$\mathrm{V}_{0}=1\left(+\frac{\mathrm{R} 4}{\mathrm{R} 3}\right)\left(\mathrm{V} 2-\mathrm{V} 1 \frac{\mathrm{R} 4}{\mathrm{R} 3}\right)$
For (V2 $\geq$ V1), $\mathrm{V}>0$
Figure 52. High Input Impedance Differential Amplifier


Figure 54. Low Voltage Peak Detector


Figure 51. High Compliance Voltage to Sink Current Converter


Figure 53. Bridge Current Amplifier


Figure 55. High Frequency Pulse Width Modulation

GENERAL ADDITIONAL APPLICATIONS INFORMATION $\mathrm{V}_{\mathrm{S}}= \pm 15.0 \mathrm{~V}$


Figure 56. Second Order Low-Pass Active Filter


Figure 58. Fast Settling Inverter


Figure 60. Basic Noninverting Amplifier


Figure 57. Second Order High-Pass Active Filter


Figure 59. Basic Inverting Amplifier

$B W_{\mathrm{p}}=200 \mathrm{kHz}$
$\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{pp}}$
$\mathrm{SR}=10 \mathrm{~V} / \mu \mathrm{s}$

Figure 61. Unity Gain Buffer ( $\mathrm{A}_{\mathrm{V}}=\boldsymbol{+ 1 . 0}$ )


Figure 62. High Impedance Differential Amplifier


Figure 63. Dual Voltage Doubler

ORDERING INFORMATION

| Op Amp Function | Device | Operating Temperature Range | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| Single | MC34071P | $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | PDIP-8 | 50 Units / Rail |
|  | MC34071PG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34071AP |  | PDIP-8 | 50 Units / Rail |
|  | MC34071APG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34071D |  | SOIC-8 | 98 Units / Rail |
|  | MC34071DG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34071DR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC34071DR2G |  | $\begin{gathered} \text { SOIC-8 } \\ (\text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34071AD |  | SOIC-8 | 98 Units / Rail |
|  | MC34071ADG |  | $\begin{gathered} \hline \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34071ADR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC34071ADR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071D | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | SOIC-8 | 98 Units / Rail |
|  | MC33071DG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071DR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC33071DR2G |  | $\begin{gathered} \hline \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071AD |  | SOIC-8 | 98 Units / Rail |
|  | MC33071ADG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071ADR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC33071ADR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071AP |  | PDIP-8 | 50 Units / Rail |
|  | MC33071APG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33071P |  | PDIP-8 |  |
|  | MC33071PG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
| Dual | MC34072P | $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | PDIP-8 |  |
|  | MC34072PG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072AP |  | PDIP-8 |  |
|  | MC34072APG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072D |  | SOIC-8 | 98 Units / Rail |
|  | MC34072DG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072AD |  | SOIC-8 |  |
|  | MC34072ADG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072DR2 |  | SOIC-8 | 2500 Units / Tape \& Reel |
|  | MC34072DR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072ADR2 |  | SOIC-8 |  |
|  | MC34072ADR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072AMTTBG |  | WQFN10 (Pb-Free) | 3000 Units / Tape \& Reel |

ORDERING INFORMATION (continued)

| Op Amp Function | Device | Operating Temperature Range | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| Dual | MC33072P | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | PDIP-8 | 50 Units / Rail |
|  | MC33072PG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33072AP |  | PDIP-8 |  |
|  | MC33072APG |  | $\begin{gathered} \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33072D |  | SOIC-8 | 98 Units / Rail |
|  | MC33072DG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33072AD |  | SOIC-8 |  |
|  | MC33072ADG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33072DR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC33072DR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33072ADR2 |  | SOIC-8 |  |
|  | MC33072ADR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072VD | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOIC-8 | 98 Units / Rail |
|  | MC34072VDG |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072VDR2 |  | SOIC-8 | 2500 / Tape \& Reel |
|  | MC34072VDR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34072VP |  | PDIP-8 | 50 Units / Rail |
|  | MC34072VPG |  | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | NCV33072DR2G |  | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 2500 / Tape \& Reel |
| Quad | MC34074P | $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | PDIP-14 | 25 Units / Rail |
|  | MC34074PG |  | $\begin{aligned} & \hline \text { PDIP-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC34074AP |  | PDIP-14 |  |
|  | MC34074APG |  | $\begin{gathered} \hline \text { PDIP-14 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34074D |  | SOIC-14 | 55 Units / Rail |
|  | MC34074DG |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC34074AD |  | SOIC-14 |  |
|  | MC34074ADG |  | $\begin{gathered} \hline \text { SOIC-14 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC34074ADR2 |  | SOIC-14 | 2500 Units / Tape \& Reel |
|  | MC34074ADR2G |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC34074DR2 |  | SOIC-14 |  |
|  | MC34074DR2G |  | $\begin{aligned} & \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |

[^0]ORDERING INFORMATION (continued)

| Op Amp Function | Device | Operating Temperature Range | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| Quad | MC33074P | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | PDIP-14 | 25 Units / Rail |
|  | MC33074PG |  | $\begin{aligned} & \hline \text { PDIP-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC33074AP |  | PDIP-14 |  |
|  | MC33074APG |  | PDIP-14 <br> (Pb-Free) |  |
|  | MC33074D |  | SOIC-14 | 55 Units / Rail |
|  | MC33074DG |  | SOIC-14 <br> (Pb-Free) |  |
|  | MC33074AD |  | SOIC-14 |  |
|  | MC33074ADG |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC33074DR2 |  | SOIC-14 | 2500 / Tape \& Reel |
|  | MC33074DR2G |  | $\begin{gathered} \hline \text { SOIC-14 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
|  | MC33074ADR2 |  | SOIC-14 |  |
|  | MC33074ADR2G |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC33074DTB |  | TSSOP-14* | 96 Units / Rail |
|  | MC33074DTBG |  | TSSOP-14* |  |
|  | MC33074DTBR2 |  | TSSOP-14* | 2500 / Tape \& Reel |
|  | MC33074DTBR2G |  | TSSOP-14* |  |
|  | MC33074ADTB |  | TSSOP-14* | 96 Units / Rail |
|  | MC33074ADTBG |  | TSSOP-14* |  |
|  | MC33074ADTBR2 |  | TSSOP-14* | 2500 / Tape \& Reel |
|  | MC33074ADTBR2G |  | TSSOP-14* |  |
|  | MC34074VD | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOIC-14 | 55 Units / Rail |
|  | MC34074VDG |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC34074VDR2 |  | SOIC-14 | 2500 / Tape \& Reel |
|  | MC34074VDR2G |  | $\begin{aligned} & \hline \text { SOIC-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | MC34074VP |  | PDIP-14 | 25 Units / Rail |
|  | MC34074VPG |  | $\begin{aligned} & \hline \text { PDIP-14 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
|  | NCV33074ADTBR2G** | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | TSSOP-14* | 2500 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently $\mathrm{Pb}-\mathrm{Free}$.
**NCV prefix for automotive and other applications requiring site and control changes.

MARKING DIAGRAMS


PACKAGE DIMENSIONS

8 LEAD PDIP
CASE 626-05
ISSUE M


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION E IS MEASURED WITH THE LEADS RESTRAINED PARALLEL AT WIDTH E2.
4. DIMENSION E1 DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

|  | INCHES |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | ---: | ---: | ---: |
| DIM | MIN | NOM | MAX | MIN | NOM | MAX |
| A | ---- | ---- | 0.210 | ---- | ---- | 5.33 |
| A1 | 0.015 | ---- | ---- | 0.38 | ---- | ---- |
| b | 0.014 | 0.018 | 0.022 | 0.35 | 0.46 | 0.56 |
| C | 0.008 | 0.010 | 0.014 | 0.20 | 0.25 | 0.36 |
| D | 0.355 | 0.365 | 0.400 | 9.02 | 9.27 | 10.02 |
| D1 | 0.005 | ---- | ---- | 0.13 | ---- | ---- |
| E | 0.300 | 0.310 | 0.325 | 7.62 | 7.87 | 8.26 |
| E1 | 0.240 | 0.250 | 0.280 | 6.10 | 6.35 | 7.11 |
| E2 | 0.300 BSC |  |  | 7.62 BSC |  |  |
| E3 | ---- | ---- | 0.430 | --- | ---- | 10.92 |
| e | 0.100 BSC |  |  | 2.54 BSC |  |  |
| L | 0.115 | 0.130 | 0.150 | 2.92 |  |  |



PDIP-14
CASE 646-06
ISSUE P


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH
5. ROUNDED CORNERS OPTIONAL.

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.715 | 0.770 | 18.16 | 19.56 |
| B | 0.240 | 0.260 | 6.10 | 6.60 |
| C | 0.145 | 0.185 | 3.69 | 4.69 |
| D | 0.015 | 0.021 | 0.38 | 0.53 |
| F | 0.040 | 0.070 | 1.02 |  |
|  | 1.78 |  |  |  |
| G | 0.100 | BSC | 2.54 | BSC |
| H | 0.052 | 0.095 | 1.32 | 2.41 |
| J | 0.008 | 0.015 | 0.20 | 0.38 |
| K | 0.115 | 0.135 | 2.92 | 3.43 |
| L | 0.290 | 0.310 | 7.37 | 7.87 |
| M | --- | $10^{\circ}$ | --- | $10^{\circ}$ |
| N | 0.015 | 0.039 | 0.38 | 1.01 |

## PACKAGE DIMENSIONS

TSSOP-14
CASE 948G-01
ISSUE B

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## MC34071,2,4,A MC33071,2,4,A, NCV33072,4A

## PACKAGE DIMENSIONS

SOIC-8 NB
CASE 751-07
ISSUE AJ


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL PROTRUSION SHALL BE 0.127 ( 0.005 )
IN EXCESS OF THE D DIMENSION AT IN EXCESS OF THE D DIMENSION
6. MAXIMUM MATERIAL CONDITION. STANDARD IS 751-07.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAXX |  |  |
| A | 4.80 | 5.00 | 0.189 | 0.197 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.053 | 0.069 |  |  |
| D | 0.33 | 0.51 | 0.013 | 0.020 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| H | 0.10 | 0.25 | 0.004 | 0.010 |  |  |
| J | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| K | 0.40 | 1.27 | 0.016 | 0.050 |  |  |
| M | 0 | $\circ$ | $8 \circ$ | 0 |  |  |
| N | 0.25 | 0.50 | 0.010 | 8 |  |  |
| S | 5.80 | 6.20 | 0.020 |  |  |  |

SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

SOIC-14
CASE 751A-03
ISSUE J
NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER.
. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
2. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127
$(0.005)$ TOTAL IN EXCESS OF THE D (0.005) TOTAL IN EXCESS OF THE D
DIMENSION AT MAXIMUM MATERIAL CONDITION

| DIM | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 8.55 | 8.75 | 0.337 | 0.344 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | $00^{\circ}$ | $7^{\circ}$ | $00^{\circ}$ | $7^{\circ}$ |  |  |
| P | 5.80 | 6.20 | 0.228 | 0.244 |  |  |
| $\mathbf{R}$ | 0.25 | 0.50 | 0.010 | 0.019 |  |  |

SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

WQFN10
CASE 510AJ-01
ISSUE A


DETAIL A ALTERNATE TERMINAL
CONSTRUCTIONS CONSTRUCTIONS

notes:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.70 | 0.80 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.20 |  |
| D | 2.60 |  |


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

[^1]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

[^1]:    ON Semiconductor and (1N) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

