

MM54HC4543, MM74HC4543

BCD-to-7 Segment Latch/Decoder/Driver for LCDs

The MM54HC4543/MM74HC4543 BCD-to-7 segment latch/decoder/driver utilize advanced silicongate CMOS technology, and can be used either as a high speed decoder or as a display driver. This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 output when the LATCH ENABLE (LE) is high and is latched on the high to low transition of the LE input. The PHASE input (PH), controls the polarity of the 7 segment, and when PH is high the outputs are inverted 7 segment outputs. When PH is low the outputs are true 7 segment, and when PH is high the outputs are inverted 7 segment. When the PHASE input is driven by a liquid crystal display (LCD) backplane waveform the segment pins output the correct segment waveform for proper LCD AC drive voltages.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

National Semiconductor

MM54HC4543/MM74HC4543 BCD-to-7 Segment Latch/Decoder/Driver for Liquid Crystal Displays

General Description


The MM54HC4543/MM74HC4543 BCD-to-7 segment latch/decoder/driver utilize advanced silicon-gate CMOS technology, and can be used either as a high speed decoder or as a display driver. This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 output drivers. Data on the input pins flow through to the output when the LATCH ENABLE (LE) is high and is latched on the high to low transition of the LE input. The PHASE input (PH) controls the polarity of the 7 segment outputs. When PH is low the outputs are true 7 segment, and when PH is high the outputs are inverted 7 segment. When the PHASE input is driven by a liquid crystal display (LCD) backplane waveform the segment pins output the correct segment waveform for proper LCD AC drive voltages.

In addition a BLANKING INPUT (BI) is provided, which will blank the display.

The MM54HC4543/MM74HC4543 are functionally and pinout equivalent to the CD4543BC/CD4543BM and the MC14543BA/MC14543BC. All inputs are protected from damage due to static discharge by diodes to V_{CC} and around.

Features

- Typical propagation delay: 60 ns
- Supply voltage range: 2-6V
- Maximum input current: 1 μA
- Maximum quiescent supply current: 80 µA (74HC)
- Display blanking
- Low dynamic power consumption



		Inp	uts				Outputs								
LE	BI	Ph*	D	С	в	A	a	b	c	d	e	f	g	Display	
х	н	L	х	х	х	Х	L	Ĺ	L	L	L	L	L	Blank	
н	L	L	L	L	L	L	н	н	н	н	н	н	L	0	
н	L	L	L	L	L	н	L	н	н	L	L	L	L	1	
н	L	L	L	L	н	L	н	н	L	н	н	L	н	2	
н	L	L	L	L	н	н	Н	н	н	н	L	L	Н	3	
н	L	L	L	н	L	L	L	н	н	L	L	н	н	4	
н	L	L	L	н	L	H	н	L	н	н	L	н	н	5	
н	L	L	L	н	н	L	н	L	н	н	н	н	н	6	
н	L	L	L	н	Н	н	н	н	н	L	L	L	L	7	
н	L	L	н	L	L	L	н	н	н	н	н	н	н	8	
н	L	L	H	L	L	н	H	н	н	н	L	н	н	9	
н	L	L	н	L	н	L	L	L	L	L	L	L	L	Blank	
н	L	L	H	L	н	н	L	L	L	L	L	L	L	Blank	
н	L	L	н	н	L	L	L	L	L	L	L	L	L	Blank	
н	L	L	H	н	L	н	L	L	L	L	L	L	L	Blank	
н	L	L	H	н	н	L	L	L	L	L	L	L	L	Blank	
н	L	L	H	н	н	н	L	L	L	L	L	L	L	Blank	
L	L	L	X	Х	х	Х				**				**	
t	+	н			Ŷ		Inverse of Output Combinations Above				Display as above				

t = same as above combinations

· = for liquid crystal readouts, apply a square wave to Ph.

** = depends upon the BCD code previously applied when LE-H

3

- 1

Absolute Maximum Ratings (No	tes 1 & 2)
If Military/Aerospace specified devices are	
contact the National Semiconductor Sales	Office/
Distributors for availability and specifications.	
	the support

	Supply Voltage (V _{CC})	-0.5 to +7.0V
ġ	DC Input Voltage (VIN)	-1.5 to V _{CC} +1.5V
	DC Output Voltage (VOUT)	-0.5 to V _{CC} +0.5V
	Clamp Diode Current (IIK, IOK)	±20 mA
- Hereit	DC Output Current, per pin (IOUT)	±25 mA
	DC V _{CC} or GND Current, per pin (I _{CC})	± 50 mA
	Storage Temperature Range (TSTG)	-65°C to +150°C
	Power Dissipation (P _D) (Note 3) S.O. Package only	600 mW 500 mW
1	Lead Temp. (TL) (Soldering 10 seconds)	260°C

Operating Conditions

		Min	Max	Units
Supply V	oltage (V _{CC})	2	6	v
DC Input (VIN, V	or Output Voltage	0	Vcc	v
Operating	g Temp. Range (T _A)			
MM74	HC	-40	+85	°C
MM54	HC	-55	+ 125	°C
Input Rise	e or Fall Times			
(tr. tf)	$V_{CC} = 2.0V$		1000	ns
	$V_{CC} = 4.5V$		500	ns
	$V_{CC} = 6.0V$		400	ns

Symbol	Parameter	Conditions	vcc	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = - 55 to 125°C	Units
				Тур	Guaranteed Limits			
VIH	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	v v v
VIL	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	> > >
V _{OH}	Minimum High Level Output Voltage	V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤20 µA	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	v v v
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 0.4 \text{ mA}$ $ I_{OUT} \le 0.52 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	v v
V _{OL}	Maximum Low Level Output Voltage	V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤20 μA	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	v v v
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 0.4 \text{ mA}$ $ I_{OUT} \le 0.52 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	v v
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND	6.0V		±0.1	± 1.0	±1.0	μA
lcc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μA

DC Electrical Characteristics (Note 4)

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating - plastic "N" package: -12 mW/*C from 65°C to 85°C; ceramic "J" package: -12 mW/*C from 100°C to 125°C. Note 4: For a power supply of 5V ± 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_H and V_L occur at V_{CC} = 5.5V and 4.5V respectively. (The V_H value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} I_{CC}, and I_{O2}) occur for CMOS at the higher voltage and so the 6.0V values should be used. **V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

3-436

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data LE, BI, Ph to Output		60	100	ns
ts	Minimum Setup Time LE to Data			20	ns
чн	Minimum Hold Time Data to LE			10	ns
tw	Minimum LE Pulse Width			16	ns

MM54HC4543/MM74HC4543

AC Electrical Characteristics CL = 50 pF, tr = tr = 6 ns (unless otherwise specified)


Symbol	Parameter	Conditions	Vcc	T _A =25°C		74HC $T_A = -40 \text{ to } 85^\circ\text{C}$	54HC T _A = -55 to 125°C	Units
						Guaranteed Limits		
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data LE, Ph, BI to Output		2.0V 4.5V	300 60	600 120	760 151	895 179	ns ns
			6.0V	51	102	129	152	ns
ts	Minimum Setup Time LE to Data		2.0V 4.5V 6.0V		100 20 17	125 25 21	150 30 25	ns ns ns
t _H	Minimum Hold Time Data to LE		2.0V 4.5V 6.0V		50 10 9	63 13 11	75 15 13	ns ns ns
tw	Minimum LE Pulse Width		2.0V 4.5V 6.0V		80 16 14	100 20 17	120 24 20	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)							pF
CIN	Maximum Input Capacitance			5	10	10	10	pF

Note 5: CpD determines the no load dynamic power consumption, PD = CpD VCC² 1 + ICC VCC, and the no load dynamic current consumption, IS = CpD VCC f + ICC.

3

3-437

1 1/1 (in the limit



3-438

ta initazani