

High-Performance Low Power CMOS Microprocessor

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.

The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

National Semiconductor

NSC800[™] High-Performance Low-Power CMOS Microprocessor

General Description

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.

The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.

All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class C screening in accordance with Method 5004 of MIL-STD-883.

Features

- Fully compatible with Z80[®] instruction set: Powerful set of 158 instructions
 10 addressing modes
 22 internal registers
- Low power: 50 mW at 5V V_{CC}
- Unique power-save feature
- Multiplexed bus structure
- Schmitt trigger input on reset
- On-chip bus controller and clock generator
- Variable power supply 2.4V-6.0V
- On-chip 8-bit dynamic RAM refresh circuitry
 Speed: 1.0 μs instruction cycle at 4.0 MHz

Speed: 1.0 µs	instruction c
NSC800-4	4.0 MHz
NSC800-35	3.5 MHz
NSC800-3	2.5 MHz
NSC800-1	1.0 MHz

- Capable of addressing 64k bytes of memory and 256 I/O devices
- Five interrupt request lines on-chip



microCMOS

NSC800

7

Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 OPERATING CONDITIONS
3.0 DC ELECTRICAL CHARACTERISTICS
4.0 AC ELECTRICAL CHARACTERISTICS
5.0 TIMING WAVEFORMS
NSC800 HARDWARE
6.0 PIN DESCRIPTIONS
6.1 Input Signals
6.2 Output Signals
6.3 Input/Output Signals
7.0 CONNECTION DIAGRAMS
8.0 FUNCTIONAL DESCRIPTION
8.1 Register Array
8.2 Dedicated Registers
8.2.1 Program Counter
8.2.2 Stack Pointer
8.2.3 Index Register
8.2.4 Interrupt Register
8.2.5 Refresh Register
8.3 CPU Working and Alternate Register Sets
8.3.1 CPU Working Registers
8.3.2 Alternate Registers
8.4 Register Functions
8.4.1 Accumulator
8.4.2 F Register—Flags
8.4.3 Carry (C)
8.4.4 Adds/Subtract (N)
8.4.5 Parity/Overflow (P/V)
8.4.6 Half Carry (H)
8.4.7 Zero Flag (Z)
8.4.8 Sign Flag (S)
8.4.9 Additional General Purpose Registers
8.4.10 Alternate Configurations
8.5 Arithmetic Logic Unit (ALU)
8.6 Instruction Register and Decoder
9.0 TIMING AND CONTROL
9.1 Internal Clock Generator
9.2 CPU Timing
9.3 Initialization

9.4 Power Save Feature

- 9.5 Bus Access Control
- 9.6 interrupt Control

9.0 TIMING AND CONTROL

NSC800 SOFTWARE

10.0 INTRODUCTION

11.0 ADDRESSING MODES

- 11.1 Register 11.2 Implied 11.3 Immediate 11.4 Immediate Extended 11.5 Direct Addressing **11.6 Register Indirect** 11.7 Indexed 11.8 Relative 11.9 Modified Page Zero 11.10 Bit **12.0 INSTRUCTION SET** 12.1 Instruction Set Index/Alphabetical 12.2 Instruction Set Mnemonic Notation 12.3 Assembled Object Code Notation 12.4 8-Bit Loads 12.5 16-Bit Loads 12.6 8-Bit Arithmetic 12.7 16-Bit Arithmetic 12.8 Bit Set, Reset, and Test 12.9 Rotate and Shift 12.10 Exchanges 12.11 Memory Block Moves and Searches 12.12 Input/Output 12.13 CPU Control 12.14 Program Control 12.15 Instruction Set: Alphabetical Order 12.16 Instruction Set: Numerical Order
- **13.0 DATA ACQUISITION SYSTEM**
- 14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING
- 15.0 BURN-IN CIRCUITS
- **16.0 ORDERING INFORMATION**
- 17.0 RELIABILITY INFORMATION

1.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.3V to V _{CC} +0.3V
Maximum V _{CC}	7V
Power Dissipation	1W
Lead Temp. (Soldering, 10 seconds)	300°C

2.0 Operating Conditions NSC800-1 \rightarrow T₄ = 0°C to + 70°

NSC800-1	\rightarrow	$I_A = 0^{\circ}C$ to $+70^{\circ}C$
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
NSC800-3	\rightarrow	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
		$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
NSC800-35/883C	\rightarrow	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
NSC800-4	\rightarrow	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
NSC800-4MIL	→	$T_A = -55^{\circ}C \text{ to } +90^{\circ}C$

3.0 DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$, GND = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ViH	Logical 1 Input Voltage		0.8 V _{CC}		Vcc	V
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	V
V _{HY}	Hysteresis at RESET IN input	$V_{CC} = 5V$	0.25	0.5		v
VOH1	Logical 1 Output Voltage	$I_{OUT} = -1.0 \text{ mA}$	2.4			V
V _{OH2}	Logical 1 Output Voltage	$I_{OUT} = -10 \mu A$	V _{CC} -0.5			V
V _{OL1}	Logical 0 Output Voltage	I _{OUT} = 2 mA	0		0.4	v
VOL2	Logical 0 Output Voltage	l _{OUT} = 10 μA	0		0.1	V
IIL	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μA
IOL	Output Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μA
lcc	Active Supply Current	$I_{OUT} = 0, f_{(XIN)} = 2 \text{ MHz}, T_A = 25^{\circ}\text{C}$		8	11	mA
lcc	Active Supply Current	$I_{OUT} = 0, f_{(XIN)} = 5 \text{ MHz}, T_A = 25^{\circ}\text{C}$		10	15	mA
lcc	Active Supply Current	$\begin{split} I_{OUT} &= 0, \ f_{(XIN)} = 7 \ \text{MHz}, \\ T_{A} &= 25^{\circ}\text{C} \end{split}$		15	21	mA
Icc	Active Supply Current	I _{OUT} = 0, f _(XIN) = 8 MHz, T _A = 25°C		15	21	mA
la	Quiescent Current	$\begin{split} I_{OUT} &= 0, \ \overline{PS} = 0, \ V_{IN} = 0 \ \text{or} \ V_{IN} = V_{CC} \\ f_{(XIN)} &= 0 \ \text{MHz}, \ T_A = 25^{\circ}\text{C}, \ X_{IN} = 0, \ \text{CLK} = 1 \end{split}$		2	5	mA
IPS	Power-Save Current	$\begin{split} I_{OUT} &= 0, \ \overline{PS} = 0, V_{IN} = 0 \text{ or } V_{IN} = V_{CC} \\ f_{(XIN)} &= 5.0 \text{ MHz}, \ T_A = 25^{\circ} \end{split}$		5	7	mA
CIN	Input Capacitance			6	10	pF
COUT	Output Capacitance			8	12	pF
Vcc	Power Supply Voltage	(Note 2)	24	5	6	V

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than 5V ±10% is guaranteed by design, not tested.

Symbol	Doromotor	NSC	800-1	NSC	C800-3 NSC800-35		NSC800-4		Linite	Notos	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
t _X	Period at XIN and XOUT Pins	500	3333	200	3333	142	3333	125	3333	ns	
т	Period at Clock Output (=2 t _X)	1000	6667	400	6667	284	6667	250	6667	ns	
t _R	Clock Rise Time		110		110		90		80	ns	Measured from 10%-90% of signal
t⊨	Clock Fall Time		70		60		55		50	ns	Measured from 10%–90% of signal
tL	Clock Low Time	435		150		90		80		ns	50% duty cycle, square wave input on XIN
tн	Clock High Time	450		145		85		75		ns	50% duty cycle, square wave input on XIN
tACC(OP)	ALE to Valid Data		1340		490		340		300	ns	Add t for each WAIT STATE
tACC(MR)	ALE to Valid Data		1875		620		405		360	ns	Add t for each WAIT STATE
t _{AFR}	AD(0–7) Float after RD Falling		0		0		0		0	ns	
t _{BABE}	BACK Rising to Bus Enable		1000		400		300		250	ns	
tBABF	BACK Falling to Bus Float		50	6. 1	50		50		50	ns	
^t BACL	BACK Fall to CLK Falling	425		125		60		55		ns	
t _{BRH}	BREQ Hold Time	0	с. С	0		0		0		ns	
tBRS	BREQ Set-Up Time	100		50		50		45		ns	
^t CAF	Clock Falling ALE Falling	0	70	0	65	0	60	0	55	ns	
^t CAR	Clock Rising to ALE Rising	0	100	0	100	0	90	0	80	ns	
t _{CRD}	Clock Rising to Read Rising		100		90		90		80	ns	
^t CRF	Clock Rising to Refresh Falling		80		70		70		65	ns	
t _{DAI}	ALE Falling to INTA Falling	445		160		95		85		ns	
tDAR	ALE Falling to RD Falling	400	575	160	250	100	180	90	160	ns	
tDAW	ALE Falling to WR Falling	900	1010	350	420	225	300	200	265	ns	
^t D(BACK)1	ALE Falling to BACK Falling	2460		975		635		560		ns	Add t for each WAIT state Add t for opcode fetch cycles
tD(BACK)2	BREQ Rising to BACK Rising	500	1610	200	700	140	540	125	475	ns	
^t D(I)	ALE Falling to INTR, NMI, RSTA-C, PS, BREQ, Inputs Valid		1360		475		284		250	ns	Add t for each WAIT state Add t for opcode fetch cycles
t _{DPA}	Rising PS to Falling ALE	500	1685	200	760	140	580	125	510	ns	See Figure 14 also
tD(WAIT)	ALE Falling to WAIT Input Valid		550		250		170		125	ns	

MR- Memory Read

Symbol	Parameter	NSC800-1		NSC800-3		NSC800-35		NSC	800-4	Unite	Netes
Symbol	Faidilitei	Min	Max	Min	Max	Min	Max	Min	Max	Units	NUCES
TH(ADH)1	A(8–15) Hold Time During Opcode Fetch	0		0		0		0		ns	
TH(ADH)2	A(8–15) Hold Time During Memory or IO, RD and WR	400		100		85		60		ns	
H(ADL)	AD(0-7) Hold Time	100		60		35		30		ns	fe
H(WD)	Write Data Hold Time	400		100		85		75		ns	2
INH	Interrupt Hold Time	0		0		0		0		ns	
INS	Interrupt Set-Up Time	100		50		50		45		ns	n 1
NMI	Width of NMI Input	50		30		25		20		ns	
RDH	Data Hold after Read	0		0		0		0		ns	
RFLF	RFSH Rising to ALE Falling	60		50		45		40		ns	
RL(MR)	RD Rising to ALE Rising (Memory Read)	390		100		50		45		ns	
S(AD)	AD(0-7) Set-Up Time	300		45		45		40		ns	-
S(ALE)	A(8–15), SO, SI, IO/M Set-Up Time	350		70		55		50		ns	
S(WD)	Write Data Set-Up Time	385		75		35		30		ns	
W(ALE)	ALE Width	430		130		115		100		ns	
wн	WAIT Hold Time	0		0		0		0		ns	6 6
W(I)	Width of INTR, RSTA-C, PS, BREQ	500		200		140		125		ns	
W(INTA)	INTA Strobe Width	1000		400		225		200		ns	Add two t states for first INTA of each interrupt response string Add t for each WAIT state
WL	WR Rising to ALE Rising	450		130		70		70		ns	
W(RD)	Read Strobe Width During Opcode Fetch	960		360		210		185		ns	Add t for each WAIT State Add t/2 for Memory Read Cycles
W(RFSH)	Refresh Strobe Width	1925		725		450		395		ns	
NS	WAIT Set-Up Time	100		70		60		55		ns	
W(WAIT)	WAIT Input Width	550		250		195		175		ns	
W(WR)	Write Strobe Width	985		370		250		220		ns	Add t for each WAIT state
XCF	XIN to Clock Falling	25	100	15	85	5	90	5	80	ns	
XCR	XIN to Clock Rising	25	85	15	85	5	90	5	80	ns	

Note 1: Test conditions: t = 1000 ns for NSC800-1, 400 ns for NSC800, 285 ns for NSC800-35, 250 ns for NSC800-4.

Note 2: Output timings are measured with a purely capacitive load of 100 pF.





7-9

7

NSC800 HARDWARE

6.0 Pin Descriptions

6.1 INPUT SIGNALS

Reset Input (RESET IN): Active Iow. Sets A (8-15) and AD (0-7) to TRI-STATE® (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.

Bus Request (BREQ): Active low. Used when another device requests the system bus. The NSC800 recognizes \overrightarrow{BREQ} at the end of the current machine cycle, and sets A(8–15), AD(0–7), IO/ \overrightarrow{M} , \overrightarrow{RD} , and \overrightarrow{WR} to the high impedance state. \overrightarrow{RFSH} is high during a bus request cycle. The CPU acknowledges the bus request via the BACK output signal.

Non-Maskable Interrupt (NMI): Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The NMI flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop. NMI execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.

Restart Interrupts, A, B, C (RSTA, RSTB, RSTC): Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to NMI except the interrupts vector to the following restart addresses:

Name	Restart				
NIM	Address (X')				
DETA	0000				
DOTO	0030				
DOTO	0034				
HSIC (Made d)	0020				
IN IH (MODE 1)	0038				

The order of priority is fixed. The list above starts with the highest priority.

Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. INTR is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.

Walt (WAIT): Active low. When set low during \overline{RD} , \overline{WR} or INTA machine cycles (during the \overline{WR} machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of t (wait) states. The wait machine cycle continues until the WAIT input returns high.

The wait strobe input will be accepted only during machine cycles that have $\overline{\text{RD}}$, $\overline{\text{WR}}$ or $\overline{\text{INTA}}$ strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.

Power-Save (PS): Active low. PS is sampled during the last t state of the current instruction cycle. When PS is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when PS returns high (see Power Save Feature description).

CRYSTAL (X_{IN}, X_{OUT}): X_{IN} can be used as an external clock input. A crystal can be connected across X_{IN} and X_{OUT} to provide a source for the system clock.

6.2 OUTPUT SIGNALS

Bus Acknowledge (BACK): Active low. BACK indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.

Address Bits 8–15 [A(8–15)]: Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto A(8–15). During a BREQ/BACK cycle, the A(8–15) bus is in the TRI-STATE mode.

Reset Out (RESET OUT): Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.

Input/Output/Memory (IO/\overline{M}): An active high on the IO/ \overline{M} output signifies that the current machine cycle is an input/ output cycle. An active low on the IO/ \overline{M} output signifies that the current machine cycle is a memory cycle. It is TRI-STATE during BREQ/BACK cycles.

Refresh (RFSH): Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. RFSH goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, AD(0-7) has the refresh address and A(8-15) indicates the interrupt vector register data. RFSH is high during BREQ/BACK cycles.

Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the AD(0-7) lines.

Read Strobe (RD): Active low. The CPU receives data via the AD(0-7) lines on the trailing edge of the RD strobe. The RD line is in the TRI-STATE mode during BREQ/BACK cycles.

Write Strobe (WR): Active low. The CPU sends data via the AD(0-7) lines while the WR strobe is low. The WR line is in the TRI-STATE mode during BREQ/BACK cycles.

Clock (CLK): CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.

Interrupt Acknowledge (INTA): Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the AD(0-7) lines. INTA is active during the M1 cycle immediately following the t state where the CPU recognized the INTR interrupt request.

Two of the three interrupt request modes use $\overline{\text{INTA}}$. In mode 0 one to four $\overline{\text{INTA}}$ signals strobe a one to four byte instruction onto the AD(0-7) lines. In mode 2 one $\overline{\text{INTA}}$ signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1, $\overline{\text{INTA}}$ is inactive and the CPU response to $\overline{\text{INTR}}$ is the same as for an NMI or restart interrupt.

6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current M cycle as follows:

Machina Cycle		State	Control		
machine Cycle	SO	S1	IO/M	RD	WR
Opcode Fetch	1	1	0	0	1
Memory Read	0	1	0	0	1
Memory Write	1	0	0	1	0
I/O Read	0	1	1	0	1
I/O Write	1	0	1	1	0
Halt*	0	0	0	0	1
Internal Operation*	0	1	0	1	1
Acknowledge of Int**	1	1	0	1	1

*ALE is not suppressed in this cycle.

**This is the cycle that occurs immediately after the CPU accepts an interrupt (RSTA, RSTB, RSTC, INTR, NMI).

Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.

Note 2: No early status is provided for interrupt or hardware restarts.

7.0 Connection Diagrams

Dual-In-Line Package



6.3 INPUT/OUTPUT SIGNALS

Multiplexed Address	/Data [AD(0-7)]: Active high
At RD Time:	Input data to CPU.
At WR Time:	Output data from CPU.
At Falling Edge	Least significant byte of address
of ALE Time:	during memory reference cycle. 8-bit port address during I/O reference cycle.
During BREQ/ BACK Cycle:	High impedance.

Chip Carrier Package



8.0 Functional Description

This section reviews the CPU architecture shown below, focusing on the functional aspects from a hardware perspective, including timing details. As illustrated in *Figure 1*, the NSC800 is an 8-bit parallel device. The major functional blocks are: the ALU, register array, interrupt control, timing and control logic. These areas are connected via the 8-bit internal data bus. Detailed descriptions of these blocks ae provided in the following sections.



TL/C/5171-9

Note: Applicable pinout for 40-pin dual-in-line package within parentheses

FIGURE 1. NSC800 CPU Functional Block Diagram

8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in *Figure 2*.

Main Reg.	Set	Alternate R		
Accumulator	Flags	Accumulator	Flags	
А	F	A'	F'	J
В	С	B'	C'	Working
D	E	D'	E'	Registers
Н	L	H'	L'	J
Interr		Memory)	



FIGURE 2. NSC800 Register Array

8.2 DEDICATED REGISTERS

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see Figure 3).

Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

CPU Dedicated Registers

Program Counter PC	(16)
Stack Pointer SP	(16)
Index Register IX	(16)
Index Register IY	(16)
Interrupt Vector Register I	(8)
Memory Refresh Register R	(8)

FIGURE 3. Dedicated Registers

8.2.1 Program Counter (PC)

The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.

There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn).

8.2.2 Stack Pointer (SP)

The 16-bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.

Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation.

8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16-bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.

In all instructions employing indexed modes of operation, another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to $\overline{\text{INTR}}$, the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte (LSB=0). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

I Register	External byte
8 bits	0

Ť

The LSB of the external byte must be zero.

FIGURE 4a. Interrupt Register

The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.

The program can read and write to the R register, although this is usually done only for test purposes.

7

8.3 CPU WORKING AND ALTERNATE REGISTER SETS 8.3.1 CPU Working Registers

The portion of the register array shown in Figure 4b represents the CPU working registers. These sixteen 8-bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.

The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.

The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions (EX AF, A'F' and EXX), exchange the current working set of registers with their alternate set. One exchange between the A and F registers and their respective duplicates (A' and F') saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, B, C, D, E, H, and L, and their respective alternates B', C', D', E', H', and L'. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

CPU Main Working Register Set

Accumulator A	(8)	Flags F	(8)
Register B	(8)	Register C	(8)
Register D	(8)	Register E	(8)
Register H	(8)	Register L	(8)
Alternate Workin	a Reals	ter Set	

CPU

Accumulator A'	(8)	Flags F'	(8)
Register B'	(8)	Register C'	(8)
Register D'	(8)	Register E'	(8)
Register H'	(8)	Register L'	(8)

FIGURE 4b. CPU Working and Alternate Registers

8.4 REGISTER FUNCTIONS

8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8-bit arithmetic and logic operations.

The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.

Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.

Of the six flags shown in Figure 5, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract (N) flags are used for internal operations related to BCD arithmetic.



FIGURE 5. Flag Register

8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtraction instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.

Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.

Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator

Other operations do not affect the C flag.

8.4.4 Adds/Subtract (N)

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.

The operations that set the N flag are:

- Subtractions
- Decrements (8-bit)
- Complementing of the Accumulator
- Block I/O
- Block Searches
- Negation of the Accumulator

The operations that reset the N flag are:

- Adds
- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- · Load of the I or R Registers
- Bit Tests

Other operations do not affect the N flag.

8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. -128 to +127). The following operations affect the P/V flag according to the parity of the result of the operation:

- Logic Operations
- Rotate and Shift
- Rotate Digits
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8-bit with/without carry)
- Subtracts (16 bit with carry, 8-bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the BC register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.

8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA).

The following operations affect the H flag:

- Adds (8-bit)
- Subtracts (8-bit)
- Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
- Always Set by: Logic AND
 - Complement Accumulator
 - **Bit Testing**
 - Always Reset By: Logic OR's and XOR's
 - **Rotates and Shifts**
 - Set Carry
 - Input Register Indirect
 - Block Transfers

Loads of I and R Registers

The H flag has no significance immediately after the following operations.

- 16-bit Adds with/without carry
- 16-Bit Subtracts with carry
- · Complement of the carry
- Block I/O
- Block Searches

Other operations do not affect the H flag.

8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.

The following operations affect the zero flag.

- · Adds (16-bit with carry, 8-bit with/without carry)
- · Subtracts (16-bit with carry, 8-bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block I/O (always set after auto repeat block I/O)
- Block Searches
- · Load of I and R Registers
- Bit Tests
- Negation of Accumulator

The Z flag has no significance immediately after the following operations:

- Block Transfers
- Other operations do not affect the zero flag.

8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.

The sign flag is affected by the following operation according to the result:

- · Adds (16-bit with carry, 8-bit with/without carry)
- · Subtracts (16-bit with carry, 8-bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block Search
- Load of I and R Registers
- Negation of Accumulator

The S flag has no significance immediately after the following operations:

- Block I/O
- Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and L registers and their alternate register set, B', C', D', E', H' and L'. The general-purpose registers can be used interchangeably.

In addition, the B and C registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports; the B register provides a counter function when used in the register indirect address mode.

When used with the special condition jump instruction (DJNZ) the B register again provides the counter function.

8.4.10 Alternate Configurations

The six 8-bit general purpose registers (B,C,D,E,H,L) will combine to form three 16-bit registers. This occurs by concatenating the B and C registers to form the BC register, the D and E registers form the DE register, and the H and L registers form the HL register.

Having these 16-bit registers allows 16-bit data handling, thereby expanding the number of 16-bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.

The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The BC register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

8.5 ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the registers and data buffer on the 8-bit internal data bus.

8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.

9.0 Timing and Control

9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.

The oscillator frequency can be controlled by one of the following methods:

 Leaving the X_{OUT} pin unterminated and driving the X_{IN} pin with an externally generated clock as shown in *Figure* 6. When driving X_{IN} with a square wave, the minimum duty cycle is 30% high.



TL/C/5171-13

FIGURE 6. Use of External Clock

- Connecting a crystal with the proper biasing network between X_{IN} and X_{OUT} as shown in *Figure 7*. Recommended crystal is a parallel resonance AT cut crystal.
 - Note 1: If the crystal frequency is between 1 MHz and 2 MHz a series resistor, R_S, (470 Ω to 1500 Ω) should be connected between X_{OUT} and R, XTAL and C_Z. Additionally, the capacitance of C1 and C2 should be increased by 2 to 3 times the recommended value. For crystal frequencies less than 1 MHz higher values of C1 and C2 may be required. Crystal parameters will also affect the capacitive loading requirements.





The CPU has a minimum clock frequency input (@ X_{IN}) of 300 kHz, which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has X_{IN} low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA. This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock. For clock stop circuit, see *Figure 8*.



FIGURE 8. Clock Stop Circuit

TL/C/5171-36

9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16-bit address bus is divided into a high-order 8-bit address bus that handles bits 8–15 of the address, and a low-order 8-bit multiplexed address/data bus that handles bits 0–7 of the address and bits 0–7 of the data. Strobe outputs from the NSC800 (ALE, RD and WR) indicate when a valid address or data is present on the bus. IO/\overline{M} indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [AD(0-7)] onto the upper address bus [A(8-15)]. The eight bits of address will stay on A(8-15) for the entire machine cycle and can be used for chip selection directly.

Figure 9 illustrates the timing relationship for opcode fetch cycles with and without a wait state.



During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the AD(0-7) lines. The WAIT input is sampled during t_2 and if active causes the NSC800 to insert a wait state (t_w). WAIT is sampled again during t_w so

that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of RD from the AD(0-7) lines. During t_3 , RFSH goes active and AD(0-7) has the dynamic RAM refresh address from register R and A(8-15) the interrupt vector from register I.



Figure 10 shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait

state. The $\overline{\text{RD}}$ stobe is widened by $\frac{t}{2}$ (half the machine

state) for memory reads so that the actual latching of the input data occurs later.

Figure 11 shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.



9.3 INITIALIZATION

RESET IN initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET IN input facilitates using an R-C network reset scheme during power up (see Figure 12).

To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:

- Apply power (V_{CC} and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
- Set <u>RESET IN</u> high. RESET OUT then goes low as the inactive <u>RESET IN</u> signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.

Note: The NSC800 initialization includes: Clear PC to X'0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTER-RUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0. While RESET IN is active (low), the A(8–15) and AD(0–7) lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see *Figure 13*).



9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the PS pin. PS input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on PS, The NSC800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines [AD(0-7), A(8-15)] will indicate the next machine address. When PS returns high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with PS (i.e. PS has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. Figure 14 illustrates the power save timing.



FIGURE 13. NSC800 Signals During Power-On and Manual Reset



FIGURE 15. Bus Acknowledge Cycle

In the event BREQ is asserted (low) at the end of an instruction cycle and PS is active simultaneously, the following occurs:

- 1. The NSC800 will go into BACK cycle.
- 2. Upon completion of BACK cycle if PS is still active the CPU will go into power-save mode.

9.5 BUS ACCESS CONTROL

Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active BREQ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) BREQ is sampled at the last t state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not peform any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) BREQ signal has priority over all interrupt request signals, should BREQ and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring BREQ. NMI is latched during an active BREQ.

9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable (RSTA, RSTB, RSTC, and INTR) and one is non-maskable (NMI). NMI has the highest priority of all interrupts; the user cannot disable NMI. After recognizing an active input on NMI, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). NMI is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.

RSTA, RSTB and RSTC are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the NMI and RST (\overline{A} , \overline{B} , \overline{C}) request input is basically identical, except for the restored memory location. Unlike NMI, however, restart request inputs must be enabled.

Figure 16 illustrates $\overline{\text{NMI}}$ and $\overline{\text{RST}}$ interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location.

Note: RD does not go low during this dummy opcode fetch. A unique indication of INTA can be decoded using 2 ALEs and RD.



Note 1: This is the only machine cycle that does not have an RD, WR, or INTA strobe but will accept a wait strobe.

FIGURE 16. Non-Maskable and Restart Interrupt Machine Cycle

The NSC800 also provides one more general purpose interrupt request input, $\overline{\text{INTR}}$. When enabled, the CPU responds to $\overline{\text{INTR}}$ in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0, 1, and 2, respectively. Following reset, the CPU automatically enables mode 0.

Interrupt (INTR) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (*Figure 18*). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a three-byte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.

Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed.

Interrupt (INTR) Mode 1: Similar to restart interrupts except the restart location is X'0038 (*Figure 18*).

Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (*Figure 17*), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt occurring. The CPU uses the pointer to get the two adjacent bytes from the interrupt service routine starting address table to complete 16-bit service routine starting address. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.

Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.

The interrupts have fixed priorities built into the NSC800 as:

NMI	0066	(Highest Priority)
RSTA	003C	200 (B.C
RSTB	0034	
RSTC	002C	
INTR	0038	(Lowest Priority)

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt (NMI) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The NMI is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts (INT, RSTA, RSTB and RSTC). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.

There are two interrupt enable flip-flops (IFF₁ and IFF₂) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (EI) and Disable Interrupt (DI). The state of IFF₁ determines the enabling or disabling of the maskable interrupts, while IFF₂ is used as a temporary storage location for the state of IFF₁.

A reset to the CPU will force both IFF₁ and IFF₂ to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following El has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both IFF₁ and IFF₂ to the enable state. When the CPU accepts an interrupt, both IFF_1 and IFF_2 are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new El instruction. Note that for all the previous cases, IFF_1 and IFF_2 are always equal.

The function of IFF₂ is to retain the status of IFF₁ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, IFF₁ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF₁ is saved by IFF₂

TL/C/5171-27



FIGURE 17. Interrupt Mode 2

7-24



7-25

7

so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of IFF₁ is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of IFF₂ are now copied back into IFF₁, so that the status of IFF₁ just prior to the acceptance of the non-maskable interrupt will be automatically restored.

Figure 19 depicts the status of the flip flops during a sample series of interrupt instructions.

Interrupt Control Register. The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.

The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, RSTA, RSTB, RSTC and INTR. For an interrupt request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set (= 1) and IFF₁ and IFF₂ must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.



TL/C/5171-28		~1:
Function	Name	Bit
Interrupt Enable for INTR	IEI	0
Interrupt Enable for RSTC	IEC	1
Interrupt Enable for RSTB	IEB	2
Interrupt Enable for RSTA	IEA	3

For example: In order to enable RSTB, CPU interrupts must be enabled and IEB must be set.

At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.

Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), r and OUT (N), A.

Operation	IFF ₁	IFF ₂	Comment
Initialize	0	0	Interrupt Disabled
٠			
٠			
•			
El	1	1	Interrupt Enabled after
٠			next instruction
•			
٠			
INTR	0	0	Interrupt Disable and INTR Being Serviced
•			
•			
•			
EI	1	1	Interrupt Enabled after
			next instruction
RET	1	1	Interrupt Enabled
•			
٠			
٠			
NMI	0	1	Interrupt Disabled
•			
•			
٠			
RETN	1	1	Interrupt Enabled
٠			
INTR	0	0	Interrupt Disabled
•			
•			
1 •			10 10 00 00000
NMI	0	0	Interrupt Disabled and NMI
			Being Serviced
*			
•			
RETN	0	0	Interrupt Disabled and INTR
•			Being Serviced
•			
•		125	
EI	1	1	Interrupt Enabled after next instruction
RET	1	1	Interrupt Enabled
•			
•			

FIGURE 19. IFF₁ and IFF₂ States Immediately after the Operation has been Completed

NSC800 SOFTWARE

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

11.0 Addressing Modes

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.

The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

11.1 REGISTER

The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.

Example:

Instruction: Load register B from register C

Mnemonic: LD B.C

Opcode:



TL/C/5171-50

In this instruction, both the B and C registers are addressed by opcode bits.

11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.

Example:

Instruction: Subtract the contents of register D from the Accumulator (A register)

Mnemonic: SUB D Opcode:



In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.

11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:

VSC800

Instruction: Load the E register with the constant value X'7C.

Mnemonic: LD E,X'7C Opcode:



In this instruction, the E register is addressed with register addressing, while the constant X'7C is immediate data in the second byte of the instruction.

11.4 IMMEDIATE EXTENDED

As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.

Example:

Instruction: Load the 16-bit IX register with the constant value X'ABCD.

Mnemonic: LD IX, X'ABCD Opcode:



TL/C/5171-53

In this instruction, register addressing selects the IX register, while the 16-bit quanity X'ABCD is immediate data supplied as immediate extended format.

11.0 Addressing Modes (Continued)

11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16-bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions. Example:

Lotanipio.

Instruction: Jump to location X'0377

Mnemonic: JP X'0377

Opcode:

1,1,0,0,0,0,1,1	—Defines jump opcode
0,1,1,1,0,1,1,1	Constant X'0377
0,0,0,0,0,0,1,1]

This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

11.6 REGISTER INDIRECT

Next to direct addressing, register indirect addressing provides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand.

Example:

Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.

Mnemonic: ADD A,(HL)

Opcode

1,0,0,0,0,1,1,0

This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.

11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register. Indexed addressing is particularly useful in dealing with lists of data.

Example:

Instruction: Increment the data in memory location X'1020. The IY register contains X'1000.



Opcode:



The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.

11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.

Example:

Instruction: Jump to a memory location 7 bytes beyond the current location.

Mnemonic: JR \$+7

Opcode:



The program will continue at a location seven locations past the current PC.

11.0 Addressing Modes (Continued)

11.9 MODIFIED PAGE ZERO

A subset of NSC800 instructions (the Restart instructions) provides a code-efficient single-byte instruction that allows CALLs to be performed to any one of eight dedicated locations in page zero (locations X'0000 to X'00FF). Normally, a CALL is a 3-byte instruction employing direct memory addressing.

Example:

Instruction: Perform a restart call to location X'0028.

Mnemonic: RST X'28

Opcode:



restart locations

TL/C/5171-55

р	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

Program execution continues at location X'0028 after execution of a single-byte call employing modified page zero addressing.

11.10 BIT

The NSC800 allows setting, resetting, and testing of individual bits in registers and memory data bytes.

Example:

Operation: Set bit 2 in the L register Mnemonic: SET 2,L



Bit addressing allows the selection of bit 2 in the L register selected by register addressing.

12.0 Instruction Set

This section details the entire NSC800 instruction set in terms of

- Opcode
- Instruction
- Function
- Timing
- Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- · 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- · Bit Set, Reset, and Test
- · Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- Program Control

Alphabetical Assembly Mnemonic	Operation
ADC A,m1	Add, with carry, memory location contents to Accumulator
ADC A,n	Add, with carry, immediate data n to Accumulator
ADC A,r	Add, with carry, register r contents to Accumulator
ADC HL,pp	Add, with carry, register pair pp to HL
ADD A,m ₁	Add memory location contents to Accumulator
ADD A,n	Add immediate data n to Accumulator
ADD A,r	Add register r contents to Accumulator
ADD HL,pp	Add register pair pp to HL
ADD IX,pp	Add register pair pp to IX
ADD IY,pp	Add register pair pp to IY
ADD ss,pp	Add register pair pp to contents of register pair ss
AND m ₁	Logical 'AND' memory contents to Accumulator
AND n	Logical 'AND' immediate data to Accumulator
AND r	Logical 'AND' register r contents to Accumulator
BIT b,m1	Test bit b of location m ₁
BIT b,r	Test bit b of register r
CALL cc,nn	Call subroutine at location nn if condition cc is true
CALL nn	Unconditional call to subroutine at location nn
CCF	Complement carry flag
CP m ₁	Compare memory contents with Accumulator
CP n	Compare immediate data n with Accumulator
CPr	Compare register r to contents with Accumulator
CPD	Compare location (HL) and Accumulator, decrement HL and BC
CPDR	Compare location (HL) and Accumulator, decrement HL and BC; repeat until BC = 0
CPI	Compare location (HL) and Accumulator, increment HL, decrement BC
CPIR	Compare location (HL) and Accumulator, increment HL, decrement BC; repeat until BC = 0
CPL	Complement Accumulator (1's complement)
DAA	Decimal adjust Accumulator
DEC m ₁	Decrement data in memory location m ₁
DEC r	Decrement register r contents
DEC rr	Decrement register pair rr contents

12.1 Instruction Set Index (Continued)

T2.T Mod dock	
Alphabetical Assembly	Operation
Mnemonic	8
DI	Disable interrupts
DJNZ,d	Decrement B and jump relative $B \neq 0$
El	Enable interrupts
EX (SP),ss	Exchange the location (SP) with register ss
EX AF, A'F'	Exchange the contents of AF and A'F'
EX DE,HL	Exchange the contents of DE and HL
EXX	Exchange the contents of BC, DE and HL with the contents of B'C, D'E' and H'L', respectively
HALT	Halt (wait for interrupt or reset)
IM 0	Set interrupt mode 0
IM 1	Set interrupt mode 1
IM 2	Set interrupt mode 2
IN A,(n)	Load Accumulator with input from device (n)
IN r,(C)	Load register r with input from device (C)
INC m ₁	Increment data in memory location m1
INC r	Increment register r
INC rr	Increment contents of register pair rr
IND	Load location (HL) with input from port (C), decrement HL and B
INDR	Load location (HL) with input from port (C), decrement HL and B; repeat until $B = 0$
INI	Load location (HL) with input from port (C), increment HL, decrement B
INIR	Load location (HL) with input from port (C), increment HL, decrement B; repeat until $B = 0$
JP cc,nn	Jump to location nn, if condition cc is true
JP nn	Unconditional jump to location nn
JP (ss)	Unconditional jump to location (ss)
JR d	Unconditional jump relative to PC + d
JR kk,d	Jump relative to PC + d, if kk true
LD A,I	Load Accumulator with register I contents
LD A,m ₂	Load Accumulator from location m2
LD A,R	Load Accumulator with register R contents
LD I,A	Load register I with Accumulator contents
LD m ₁ ,n	Load memory with immediate data n
LD m ₁ ,r	Load memory from register r
LD m ₂ ,A	Load memory from Accumulator
LD (nn),rr	Load memory location nn with register pair rr
LD r,m ₁	Load register r from memory
LD r,n	Load register with immediate data n
LD R.A	Load register R from Accumulator
LD r _d ,r _s	Load destination register rd from source register rs
LD rr,(nn)	Load register pair rr from memory location nn
LD rr,nn	Load register pair rr with immediate data nn
LD SP,ss	Load SP from register pair ss
LDD	Load location (DE) with location (HL), decrement DE, HL and BC
LDDR	Load location (DE) with location (HL), decrement DE, HL and BC; repeat until $BC = 0$
	Load location (DE) with location (HL), increment DE and HL, decrement BC
LDIK	Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until $BC = 0$
NEG	Negate Accumulator (2's complement)
NOP	No operation

7

12.1 Instruction Set Index (Continued)

 z. i mstruction	Set Index (continued)
Alphabetical Assembly Mnemonic	Operation
OR m1	Logical 'OR' of memory location contents and accumulator
ORn	Logical 'OR' of immediate data n and Accumulator
ORr	Logical 'OR' of register r and Accumulator
OTDR	Load output port (C) with location (HL), decrement HL and B; repeat until $B = 0$
OTIR	Load output port (C) with location (HL), increment HL, decrement B;
	repeat until B = 0
OUT (C),r	Load output port (C) with register r
OUT (n),A	Load output port (n) with Accumulator
OUTD	Load output port (C) with location (HL), decrement HL and B
OUTI	Load output port (C) with location (HL), increment HL, decrement B
POP qq	Load register pair qq with top of stack
PUSH qq	Load top of stack with register pair qq
RES b,m1	Reset bit b of memory location m1
RES b,r	Reset bit b of register r
RET	Unconditional return from subroutine
RET cc	Return from subroutine, if cc true
RETI	Unconditional return from interrupt
RETN	Unconditional return from non-maskable interrupt
RL m ₁	Rotate memory contents left through carry
RLr	Rotate register r left through carry
RLA	Rotate Accumulator left through carry
RLC m ₁	Rotate memory contents left circular
RLCr	Rotate register r left circular
RLCA	Hotate Accumulator left circular
RLD	Hotate digit left and right between Accumulator and memory (HL)
RR m ₁	Rotate memory contents right through carry
RHT	Rotate register r right through carry
HHA DDC	Rotate Accumulator right through carry
	Rotate inemory contents right circular
RRUT	Rotate register right circular
PPD	Potate digit right and left between Accumulator and memory (HI)
RSTP	Restart to location P
SBC A m	Subtract with carey memory contents from Accumulator
SBC An	Subtract, with carry, immediate date n from Accumulator
SBC Ar	Subtract, with carry, register r from Accumulator
SBC HI pp	Subtract, with carry, register pair op from HI
SCE	Set carry flag
SET b m	Set bit b in memory location m1 contents
SET br	Set bit b in register r
SLA m1	Shift memory contents left, arithmetic
SLAr	Shift register r left, arithmetic
SRA m1	Shift memory contents right, arithmetic
SRAr	Shift register r right, arithmetic
SRL m1	Shift memory contents right, logical
SRLr	Shift register r right, logical
SUB m1	Subtract memory contents from Accumulator
SUB n	Subtract immediate data n from Accumulator
SUB r	Subtract register r from Accumulator
XOR m ₁	Exclusive 'OR' memory contents and Accumulator
XOR n	Exclusive 'OR' immediate data n and Accumulator
XOR r	Exclusive 'OR' register r and Accumulator

12.0 Instruction Set (Continued)

12.2 INSTRUCTION SET MNEMONIC NOTATION

In the following instruction set listing, the notations used are shown below.

- b: Designates one bit in a register or memory location. Bit address mode uses this indicator.
- cc: Designates condition codes used in conditional Jumps, Calls, and Return instruction; may be:

NZ = Non-Zero (Z flag=0)

- Z = Zero (Z flag=1)
- NC = Non-Carry (C flag=0)
- C = Carry (C flag=1)
- PO = Parity Odd or No Overflow (P/V=0)
- PE = Parity Even or Overflow (P/V=1)

$$P = Positive (S=0)$$

M = Negative (S=1)

- Designates an 8-bit signed complement displacement. Relative or indexed address modes use this indicator.
- kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
- m1: Designates (HL), (IX+d) or (IY+d). Register indirect or indexed address modes use this indicator.
- m₂: Designates (BC), (DE) or (nn). Register indirect or direct address modes use this indicator.
- n: Any 8-bit binary number.
- nn: Any 16-bit binary number.
- p: Designates restart vectors and may be the hex values 0, 8, 10, 18, 20, 28, 30 or 38. Restart instructions employing the modified page zero addressing mode use this indicator.
- pp: Designates the BC, DE, SP or any 16-bit register used as a destination operand in 16-bit arithmetic operations employing the register address mode.
- qq: Designates BC, DE, HL, A, F, IX, or IY during operations employing register address mode.
- r: Designates A, B, C, D, E, H or L. Register addressing modes use this indicator.
- rr: Designates BC, DE, HL, SP, IX or IY. Register addressing modes use this indicator.
- ss: Designates HL, IX or IY. Register addressing modes use this indicator.
- XL: Subscript L indicates the lower-order byte of a 16-bit register.
- X_H: Subscript H indicates the high-order byte of a 16-bit register.
- (): parentheses indicate the contents are considered a pointer address to a memory or I/O location.

12.3 ASSEMBLED OBJECT CODE NOTATION Register Codes:

r	Register	rp	Register	18	Register
000	в	00	BC	00	BC
001	С	01	DE	01	DE
010	D	10	HL	10	HL
011	E	11	SP	11	AF
100	н	pp	Register	qq	Register
101	L	00	BC	00	BC
111	Α	01	DE	01	DE
		10	IX	10	HL
		11	SP	11	AF

Conditions Codes:

cc	Mnemonic	True Flag Condition
000	NZ	Z=0
001	z	Z=1
010	NC	C=0
011	С	C=1
100	PO	P/V=0
101	PE	P/V=1
110	Р	S=0
111	м	S=1
kk	Mnemonic	True Flag Condition
00	NZ	Z=0
01	Z	Z=1
10	NC	C=0
11	C	C=1

Restart Addresses:

t	т
000	X'00
001	X'08
010	X'10
011	X'18
100	X'20
101	X'28
110	X'30
111	X'38

12.4 8-Bit Loads

REGISTER TO REGISTER LD rd, ra Load register rd with rs: No flags affected rd ← rs 7 6 5 4 3 2 1 0 0.1 rd , rs, M cycles - 1 Timing: T states - 4 Addressing Mode: Register LD A,I Load Accumulator with the contents of the I register. A - 1 S: Set if negative result Z: Set if zero result H: Reset P/V: Set according to IFF2 (zero if interrupt occurs during operation) N: Reset C: Not affected 76543210 1,1,1,0,1,1,0,1 0,1,0,1,0,1,1,1 Timing: M cycles - 2 T states - 9 (4, 5) Addressing Mode: Register LD I, A Load Interrupt vector register (I) with the contents of A. I ← A No flags affected 76543210 1,1,0,1,1,0,1 1 0,1,0,0,0,1,1,1 M cycles - 2 Timing: T states - 9 (4, 5) Register Addressing Mode: A, R LD Load Accumulator with contents of R register. A ← R S: Set if negative result Z: Set if zero result H: Reset P/V: Set according to IFF2 (zero if interrupt occurs during operation) N: Reset C: Not affected

6 5 4 3 2 1 1,1,0,1,1,0,1 0,1,0,1,1,1,1,1 M cycles - 2 Timing: T states - 9 (4, 5) Addressing Mode: Register LD R, A Load Refresh register (R) with contents of the Accumulator. No flags affected R ← A 76543210 1,1,1,0,1,1,0,1 0,1,0,0,1,1,1, 1 M cycles - 2 Timing: T states - 9 (4, 5) Addressing Mode: Register LD r, n Load register r with immediate data n. No flags affected r ← n 7 6 5 4 3 2 1 0 0.0 r 1,1, 0 n Timing: M cycles - 2 T states - 7 (4, 3) Source - Immediate Addressing Mode: Destination - Register **REGISTER TO MEMORY** LD m₁, r Load memory from reigster r. No flags affected m₁ ← r 76543210 LD (HL), r 0.1.1.1.0 Γ. M cycles - 2 Timing: T states - 7 (4,3) Source - Register Addressing Mode: Destination — Register Indirect 5 4 3 2 1 0 LD (IX + d), r(for N_X = 0) 1,1,N_X,1,1,1,0,1 LD (IY + d), r(for $N_X = 1$) 0,1,1,1,0 ٢, d M cycles - 2 Timing: T states - 19 (4, 4, 3, 5, 3) Addressing Mode: Source - Register Destination - Indexed

12.4 8-Bit Loads (Continued)		
LD m ₂ , A	MEMORY TO REGISTER	
Load memory from the Accumulator.	LD r.m.	
m ₂ ← A No flags affected	Load register r from memory location m1.	
7 6 5 4 3 2 1 0	r ← m ₁ No flags affected	
0,0,0,0,0,1,0 LD (BC), A	7 6 5 4 3 2 1 0	
0_0_0_1_0_0_1_0 LD (DE), A	0,1,r,1,1,0 LD R, (HL)	
Timing: M cycles — 2	Timing. M cycles—2	
T states — 7 (4, 3)	Addressing Mode: Source-Begister Indirect	
Addressing Mode: Source — Register (Implied)	Destination-Register	
Destination — Register Indirect	7 6 5 4 3 2 1 0 15 (12 + 1) (1-1)	
7 6 5 4 3 2 1 0	$\begin{bmatrix} 1 & 1 & N_X & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$	
0,0,1,1,0,0,1,0 LD (nn), A	$LD r, (IY + d) (for N_X = 1)$	
n (low-order byte)		
n (high-order byte)	d	
Timina: Mayalaa 4	Timing: M cycles—5	
T states $-3(4, 3, 3, 3)$	T states—19 (4, 4, 3, 5, 3)	
Addressing Mode: Source — Begister (Implied)	Addressing Mode: Source—Indexed	
Destination — Direct	Destination—Register	
	LD A, m ₂	
Load memory with immediate data	Load the Accumulator from memory location m ₂ .	
$m_1 \leftarrow n$ No flags affected	$A \leftarrow m_2$ No flags affected	
7 6 5 4 3 2 1 0	1 6 5 4 3 2 1 0 LD A, (BC)	
0,0,1,1,0,1,1,0 LD(HL), n		
	0,0,0,1,1,0,1,0 LD A, (DE)	
n	Timing: M cycles-2	
Timing: M cycles3	T states-7 (4, 3)	
T states—10 (4, 3, 3)	Addressing Mode: Source-Register Indirect	
Addressing Mode: Source—Immediate	Destination—Register (Implied)	
Destination—Register Indirect	7 6 5 4 3 2 1 0	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0,0,1,1,1,0,1,0 LD A, (nn)	
$LD (IY + d), n(for N_X = 1)$	n (low-order byte)	
	n (high-order byte)	
d	in (high-order byte)	
	Timing: M cycles—4	
n	Addressing Mode: States Immediate Extended	
Timing: M cycles—5	Destination – Register (Implied)	
T states-19 (4, 4, 3, 5, 3)		
Addressing Mode: Source—Immediate		
Destination—Indexed		



12.5 16-Bit Loa	5 - 12 / D D		
	S (Continued)		
PUSH gg		7654321	0 LD BC, (nn)
Push the contents of re	agister pair og onto the memory	1.1.1.0.1.1.0	1 LD DE, (nn)
stack.			LD HL, (nn)
(SP – 1) ← qq _H	No flags affected	0 1 rp 0 0 1	1 LD SP, (nn)
(SP - 2) ← qqL			
SP ← SP - 2		n (low order bide)	
7 6 5 4 3 2 1	0 PUSH BC		
1 1 rs 0 1 0	1 PUSH DE	n (high order byte)	
	PUSH HL	In (Ingri-order byte)	
	PUSH AF	Timing:	M cycles—6
Timber			T states-20 (4, 4, 3, 3, 3, 3)
i iming:	M cycles-3	Addressing Mode:	Source-Direct
Addamasian Madai	1 states—11 (5, 3, 3)		Destination—Register
Addressing Mode:	Source-Register	7654321	- LD IX, (nn)(for N _X = 0)
	Destination—Register Indirect	1,1,N _X ,1,1,1,0	$1 \qquad D V(nn)(for N_{V} = 1)$
	(Stack)	r	
7 8 5 4 3 2 1	PUSH IX (for N _X =0)	0,0,1,0,1,0,1	, 0
1,1,N _X ,1,1,1,0	PUSH IY (for $N_{\rm Y} = 1$)	A	
		n (low-order byte)	
	1	r	
Timing:	M cycles—3	n (high-order byte)	
	T states-15 (4, 5, 3, 3)	Timing:	M cycles-6
Addressing Mode:	Source—Register		T states-20 (4, 4, 3, 3, 3, 3)
	Destination—Register Indirect	Addressing Mode:	Source-Direct
	(Stack)		Destination—Register
MEMORY TO REGISTER		POP aa	
LD rr. (nn)		Pop the contents of the n	nemory stack to register qq.
LD rr, (nn) Load 16-bit register from	memory location nn.	Pop the contents of the n $qq_L \leftarrow (SP)$	nemory stack to register qq. No flags affected
LD rr, (nn) Load 16-bit register from rri ← (nn)	memory location nn.	Pop the contents of the n $qq_L \leftarrow (SP)$ $qq_H \leftarrow (SP + 1)$	nemory stack to register qq. No flags affected
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$	memory location nn. No flags affected	Pop the contents of the n $qq_L \leftarrow (SP)$ $qq_H \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$	nemory stack to register qq. No flags affected
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow$ (nn) $rr_{H} \leftarrow$ (nn + 1) 7 6 5 4 3 2 1	memory location nn. No flags affected	Pop the contents of the n $qq_L \leftarrow (SP)$ $qq_H \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1	nemory stack to register qq. No flags affected 0 POP BC
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1	Memory location nn. No flags affected	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 rs 0, 0, 0	0 POP BC
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1	memory location nn. No flags affected D LD HL, (nn) (note an alternate	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 rs 0, 0, 0	O POP BC POP DE POP HL
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1	memory location nn. No flags affected D LD HL, (nn) (note an alternate opcode below)	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1,1 rs 0,00	POP BC POP DE POP HL POP AF
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0, 0, 1, 0, 1, 0, 1 n (low-order byte)	Memory location nn. No flags affected D LD HL, (nn) (note an alternate opcode below)	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0	No flags affected POP BC POP DE POP HL POP AF M cycles 3
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1 n (low-order byte) n (high-order byte)	Memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below)	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0	 nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timiner	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below)	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 rs 0, 0, 0 Timing: Addressing Mode:	 nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1 n (low-order byte) n (high-order byte) Timing:	Memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0	 nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing:	Memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3)	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0	 nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	Memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1	 nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for Nu=0)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 r/s 0, 0, 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1, 1, N _X , 1, 1, 1, 0	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X = 0)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 N _X 1 1 1 0	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X =0) POP IY (for N _X =1)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	Memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 rs 0 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 N _X 1 1 1 0 1 1 1 0 0 0 0 0	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X = 0) POP IY (for N _X = 1)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 rs 0, 0, 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1, 1, N _X , 1, 1, 1, 0 1, 1, 1, 0, 0, 0, 0 Timina:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X =0) POP IY (for N _X =1) M cycles—4
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 r s 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 N _X 1 1 1 0 1 1 N _X 1 1 1 0 1 1 1 0 0 0 0 Timing:	nemory stack to register qq. No flags affected 0 POP BC 1 POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register 0 POP IX (for N _X = 0) 1 POP IY (for N _X = 1) 1 M cycles—4 T states—14 (4, 4, 3, 3)
LD rr, (nn) Load 16-bit register from rr_L \leftarrow (nn) rr _H \leftarrow (nn + 1) 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 r ^S 0 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 N _X 1 1 1 0 1 1 1 0 0 0 0 Timing: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X = 0) POP IY (for N _X = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 n (low-order byte) n (high-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1 1 r ^S 0 0 0 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 1 N _X 1 1 1 1 0 1 1 1 1 0 0 0 0 Timing: Addressing Mode: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X = 0) POP IY (for N _X = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack)
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$ $rr_{H} \leftarrow (nn + 1)$ 7 6 5 4 3 2 1 0,0,1,0,1,0,1 (low-order byte) n (low-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 1, 1 rs 0, 0, 0 Timing: Addressing Mode: 7 6 5 4 3 2 1 1, 1, N _X , 1, 1, 1, 0 1, 1, 1, N _X , 0, 0, 0 Timing: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N _X = 0) POP IY (for N _X = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack) Destination—Register

7

NSC800
12.6 8-Bit Arithmetic

REGISTER ADDRESSING ARITHMETIC

Ор	C Before DAA	Hex Value In Upper Digit (Bits 7-4)	H Before DAA	Hex Value In Lower Digit (Bits 3-0)	Number Added To Byte	C After DAA	1,0,0,0,1 Timing: Addressing Mode:	_r M cycles—1 T states—4 Source—Register Destination—Implied
	0	0-9	0	0-9	00	0	SUB r Subtract the contents	of register r from the Assumulator
	0	0-8	0	A-F	06	0		or register i from the Accumulator.
	0	0-9	1	0-3	06	0	A - A - I	S: Set if result is negative
ADD	0	A-F	0	0-9	60	1		2: Set if result is zero
ADC	0	9-F	0	A-F	66	1		H: Set if borrow from bit 4
INC	0	A-F	1	0-3	66	1		P/V: Set if result exceeds 8-bit 2
	1	0-2	0	0-9	60	1		complement range
	1	0-2	0	A-F	66	1		N: Set
-	1	0-3	1	0-3	60	1		C: Set according to borrow
SUB	0	0-9	0	0-9	00	0	105432	1 0
SBC	0	0-8	1	6-F	FA	0	1,0,0,1,0	, r ,
DEC	1	7-F	0	0-9	AO	1	Timing:	M cycles-1
NEG	1	6-F	1	6-F	9A	1		T states-4
ADD	A.r						Addressing Mode	Source—Begister
Add co	ntents o	f register	r to the					Destination-Implied
Accum	ulator.	register					000	Doundant impilos
A ←	A+r		S: Set if	negative	result		SBC A, r	
			Z: Set if	zero resu	lt		Accumulator.	egister r and the carry bit C from t
			H: Set if	carry fron	n bit 3		$A \leftarrow A - r - CY$	S: Set if result is negative
		P/	V: Set a	ccording t	o overflov	N		Z: Set if result is zero
			condi	tion				H: Set if borrow from bit 4
			N: Rese	t				P/V: Set if result exceeds 8-bit 2
			C: Set if	carry fron	n bit 7			complement range
76	54	3 2 1	0					N: Set
1,0	0,0	0 , r	1				192201 1922 1929 1921 2011 1928	C: Set according to borrow
Timing	9		M cyc	cles—1			765432	1 0
			T stat	tes-4			1,0,0,1,1	L T L
Addres	sing Mod	de:	Sourc	e-Regist	ter		Timina:	M cvcles-1
			Desti	nation-In	plied			T states-4
ADC	A r						Addressing Mode	Source_Begister
Add or	ntonto o	f register	r oluc ti	an narra fl	na to the	A	Addressing Mode.	Destination Implied
mulato	r.	i legistei	i, pius u	lo carry n	ay, to the	ACCO-	2-12-12-12-17-17-17-17-17-17-17-17-17-17-17-17-17-	Destination—implied
A ←	A + r +	- CY	S: Set if	negative	result		AND r	
212	02000 N 0		7. Set if	ZARO RASU	lt		Logically AND the con	ntents of the r register and the Acc
			H. Set if	carpy from	n bit 3		mulator.	
			V/ Cot H	rocult ou		0.00	A ← A ∧ r	S: Set if result is negative
		PI	plem	ent rance	0000S 2 3	s com-		Z: Set if result is zero
			N: Bese	t				H: Set

C: Set if carry from bit 7

N: Set C: Set according to borrow 6 5 4 3 2 1 0 0,0,1,0 r M cycles-1 ng: T states-4 Source-Register ressing Mode: Destination-Implied A,r tract contents of register r and the carry bit C from the umulator. -A - r - CYS: Set if result is negative Z: Set if result is zero H: Set if borrow from bit 4 P/V: Set if result exceeds 8-bit 2's complement range N: Set C: Set according to borrow 6 5 4 3 2 1 0 0,0,1,1 r . M cycles-1 ng: T states-4 ressing Mode: Source-Register Destination-Implied r cally AND the contents of the r register and the Accuator.

S: Set if result is negative Z: Set if result is zero H: Set P/V: Set if result parity is even N: Reset C: Reset

7

6 5 4 3 2 1 0

S: Set if result is negative Z: Set if result is zero H: Set if borrow from bit 4 P/V: Set if result exceeds 8-bit 2's complement range

1,0,1,0,0	, r ,	0,0,r, 1,	0.0
Timing:	M cvcles—1	Timina:	M cycles_1
	T states-4	Titling.	T states
Addressing Mode:	Source-Register	Addressing Mode	Source Begister
•	Destination-Implied	Addressing Mode.	Destination_Register
			Destination-negister
on r	onto of the sussister and the Assurement	CP r	
ator.	ents of the riegister and the Accumu-	and set the flags accord	of register r with the Accumulator
A ← A ∨ r	S: Set if result is negative	A - r	S: Set if result is peoplice
	Z: Set if result is zero	•••	7: Set if result is zero
	H: Reset		H: Set if borrow from bit 4
	P/V: Set if result parity is even	F	P/V: Set if result exceeds 8-bit 2's
	N: Reset	5	complement range
	C: Reset		N: Set
765432	1 0		C: Set according to borrow
1.0.1.1.0		7 6 5 4 3 2	1 0
imina:		1,0,1,1,1	r ,
innig.	T states 4	Timina:	M cycles_1
ddrossing Mode	Source Perioter	rinning.	T states 4
durossing would.	Destination Implied	Addressing Mode	Source_Begister
	Desunation-Implied	Additionaling mode.	Destination_Implied
COH r	~~	DEC	Destination impilot
ogically exclusively (OR the contents of the r register with	Dec r	
	S. Sat if result is possible	Decrement the contents	s of register r.
	7: Set if result is zero	1 - 1 - 1	S: Set if result is negative
	H. Reset		2: Set if result is zero
	P/V. Set if result parity is even		H: Set according to a borrow from hit 4
	N. Reset	F	P/V: Set only if r was X'80 prior to
	C: Beset		operation
765432	1 0		N: Set
10101	-		C: N/A
		765432	1 0
iming:	M cycles—1	0,0 r, 1,0	0,1
	T states—4	Timina	M cycles_1
addressing Mode:	Source—Register	i iliniig.	T states4
	Destination—Implied	Addressing Mode:	Source-Begieter
NC r		, tool obbing mode.	Destination_Begister
ncrement register r.		0.01	Destination - negister
← r + 1	S: Set if result is negative	Complement the Assure	ulater (1's semilarian)
	Z: Set if result is zero		Se NI/A
	H: Set if carry from bit 3		5: N/A 7: N/A
	P/V: Set only if r was X'7F before		Z: N/A
	operation		T: 301
	N: HOSOT	r i	V N/A
	1.2 10/ 4		Nº SOT

NSC800

7 6 5 4 3 2	1 0	DAA			
0.0.1.0.1.1	,1,1	Adjust the Accumulat	tor for BCD addition and subtraction		
Timina:	M cycles—1	operations. To be executed after BCD data has been oper-			
	T states4	ated upon the standar	rd binary ADD, ADC, INC, SUB, SBC,		
Addressing Mode:	Implied	metic" table).	ous (see Register Addressing Anti-		
NEG	13-04 00000 AND	and the second se	S: Set according to bit 7 of result		
Negate the Accumula	tor (2's complement).		Z: Set if result is zero		
A ← 0 - A	S: Set if result is negative		H: Set according to instructions		
	Z: Set if result is zero		P/V: Set according to parity of result		
	H: Set according to borrow from		N: N/A		
	bit 4	7 8 5 4 9 9	C: Set according to instructions		
	X'80 prior to operation	0 0 1 0 0 1	1 1		
	N: Set	Timine.	<u>h i i i</u>		
	C: Set only if Accumulator was not	i iming:	M cycles—1		
	X'00 prior to operation	Addressing Mode:	I states-4		
1 0 5 4 3 2	10				
1,1,1,0,1,1	0,1	IMMEDIATELY ADDR	ESSED ARITHMETIC		
0 1 0 0 0 1	0.0]	ADD A, n			
		Add the immediate da	tan to the Accumulator.		
Timing:	M cycles—2	A ← A + n	S: Set if result is negative		
	T states8 (4, 4)		2: Set if result is zero		
Addressing Mode:	Implied		P/V: Set if result exceeds 8-bit 2's		
CCF	an an traine		complement range		
Complement the carry	y flag.		N: Reset		
	S: N/A		C: Set if carry from bit 7		
	2: N/A	765432	10		
	P/V: N/A	1,1,0,0,0,1	, 1 , 0		
	N: Reset				
	C: Complement of previous carry	n			
7 6 5 4 3 2	1 0	Timing:	M cycles-2		
0,0,1,1,1,1	.1.1		T states-7 (4, 3)		
Timina:	M cycles—1	Addressing Mode:	Source-Immediate		
	T states—4		Destination-Implied		
Addressing Mode:	Implied	ADC A, n			
SCF	•	Add, with carry, the in	nmediate data n and the Accumulator.		
Set the carry flag.		$A \leftarrow A + n + CY$	S: Set if result is negative		
$CY \leftarrow 1$	S: N/A		Z: Set if result is zero		
	Z: N/A		H: Set if carry from bit 3		
	H: Reset		complement range		
	P/V: N/A		N: Reset		
	N: Reset		C: Set according to carry from bit		
	C: Set		7		
765432	1 0				
0,0,1,1,0,1	<u>,1,1</u>				
Timing:	M cycles-1				
Timing:	M cycles—1 T states—4				

12.6 8-Bit Arith	metic (Continued)				
765432	1 0	AND n			
1,1,0,0,1,1,	1,0	The immediate data n is logically AND'ed to the Accumula- tor.			
n		A 🔶 A \wedge n	S: Set if result is negative		
Timina:	M cycles_2		Z: Set if result is zero		
runnig.	T states $7(4, 3)$		H: Set		
Addressing Mode	Source_Immediate		P/V: Set if result parity is even		
rudiosaling Mode.	Destination Implied		N: Reset		
	Destination		C: Reset		
SUB n		765432	1 0		
Subtract the immediate	data n from the Accumulator.	1 1 1 0 0 1	1 0		
A ← A ~ n	S: Set if result is negative		1.1.1.		
	Z: Set if result is zero	n			
_	H: Set if borrow from bit 4	Timine]		
E State	VV: Set if result exceeds 8-bit 2's	r ni mig.	T states 7 (4 0)		
		Addropping Mode	Source Immediate		
	C: Set according to horrow	Addressing Mode:	Source-immediate		
	condition		Destination-Implied		
765432	1 0	OR n			
1,1,0,1,0,1,	1,0	The immediate data the Accumulator.	n is logically OR'ed to the contents of		
1		A 🔶 A V S	S: Set if result is negative		
<u>n</u>			Z: Set if result is zero		
Timing:	M cycles-2		H: Reset		
	T states-7 (4, 3)		P/V: Set if result parity is even		
Addressing Mode:	Source-Immediate		N: Reset		
	Destination-Implied		C: Reset		
SBC A, n		765432	1 0		
Subtract, with carry, the ator.	immediate data n from the Accumu-	1,1,1,1,0,1	, 1 , 0		
$A \leftarrow A - n - CY$	S: Set if result is negative	n			
	Z: Set if result is zero	Timina:			
	H: Set if borrow from bit 4	i nimig.	T states 7 (4 0)		
P	VV: Set if result exceeds 8-bit 2's	Addrossing Made	1 states—7 (4, 3)		
	complement range	Addressing Mode.	Source-Immediate		
	N: Set		Destination-Implied		
	C: Set according to borrow	XOR n			
765432	condition	The immediate data mulator.	n is exclusively OR'ed with the Accu-		
1 1 0 1 1 1		A 🔶 A 🔁 n	S: Set if result is negative		
<u>''''''''''''''</u> '''			Z: Set if result is zero		
n			H: Reset		
			P/V: Set if result parity is even		
l iming:	M cycles—2		N: Reset		
	T states—7 (4, 3)		C: Reset		
Addressing Mode:	Source-Immediate				

NSC800



-				
	12.6 8-Bit Arithm	netic (Continued)	H4DXXXXX	
	7 6 5 4 3 2 1	0	AND m1	
	1,0,0,1,0,1,1	0 SUB (HL)	The data in memory loca	tion m ₁ is logically AND'ed to the
	Timing:	M cycles-2	$A \leftarrow A \land m$	S: Sat if result is possible
		T states—7 (4, 3)	A S A A III	7: Set if result is zero
	Addressing Mode:	Source—Register Indirect		H: Set
	7 6 6 4 9 9 4	Destination-Implied	P/	V: Set if result parity is even
	1054321	SUB (IX + d) (for N _X =0)	13	N: Reset
	1,1,N _X ,1,1,1,0	$\frac{1}{\text{SUB}(IY + d)} \text{ (for } N_X = 1)$		C: Reset
	1,0,0,1,0,1,1	0	7654321	
	d		Tining	
	L		Timing:	M cycles-2
	Timing:	M cycles—5	A data and a star data	1 states—7 (4, 3)
		T states-19 (4, 4, 3, 5, 3)	Addressing Mode:	Source-Register Indirect
	Addressing Mode:	Source-Indexed	7 6 5 4 9 9 4	DestinationImplied
		Destination-Implied	1034321	AND (IX + d) (for $N_X = 0$)
	SBC A, m1		1,1,N _X ,1,1,1,0	\perp AND (IY + d) (for Nx = 1)
	Subtract, with carry, the c from the Accumulator.	contents of memory location m1	1,0,1,0,0,1,1	0
	$A \leftarrow A - m_1 - CY$ S	: Set if result is negative		
	Z	: Set if result is zero	d	
	н	: Set if carry from bit 3	Timing:	M cycles-5
	P/V	: Set if result exceeds 8-bit 2's	Ti i	T states-19 (4, 4, 3, 5, 3)
		complement range	Addressing Mode:	Source-Indexed
	N	: Set		Destination-Implied
	c	: Set according to borrow	0P m.	i da lineara
		condition	The data in memory local	tion m, is logically OP'ed with the
	7 6 5 4 3 2 1		Accumulator.	tion ma is logically OR ed with the
			A ← A ∨ m ₁	S: Set if result is negative
	i iming:	M cycles-2		Z: Set if result is zero
		1 states-7 (4, 3)		H: Reset
	Addressing Mode:	Source—Register Indirect	P/	V: Set if result parity is even
	78542010	Destination-Implied		N: Reset
	10343210	SBC A, $(IX + d)$ (for N _X =0)		C: Reset
	1,1,N _X ,1,1,1,1,0,1	SBC A, (IY + d) (for N _X = 1)	1,0,1,1,0,1,1	
	1,0,0,1,1,1,1,0		Timing:	M cycles-2
	d	1		T states-7 (4, 3)
		_	Addressing Mode:	Source—Register Indexed
	Timing:	M cycles—5		Destination—Implied
		T states-19 (4, 4, 3, 5, 3)	7654321	\bigcirc OR (IX + d) (for Ny = 0)
	Addressing Mode:	Source—Indexed	1,1,N _X ,1,1,1,0	1 OP (IX + d) (for N ₁ = 1)
		Destination-Implied		
			1,0,1,1,0,1,1	, 0
			d	
			Timing:	M cycles—5
				T states-19 (4, 4, 3, 5, 3)
			Addressing Mode:	Source-Indexed
	2			Destination-Implied

7-43

7

NSC800

12.6 8-Bit Arithmetic (Continued)

XOR m1 The data in memory location m1 is exclusively OR'ed with the data in the Accumulator. S: Set if result is negative Z: Set if result is zero H: Reset P/V: Set if result parity is even N: Reset C: Reset 76543210 1,0,1,0,1,1,1,0 XOR (HL) Timing: M cycles-2 T states-7 (4, 3) Addressing Mode: Source—Register Indexed Destination-Implied 4 3 2 1 0 765 XOR (IX + d) (for $N_X = 0$) 1, N_X, 1, 1, 1, 0, 1 1 XOR (IY + d) (for $N_X = 1$) 1,0,1,0,1,1,1,0 d Timing: M cycles-5 T states-19 (4, 4, 3, 5, 3) Addressing Mode: Source-Indexed Destination-Implied CP m1 Compare the data in memory location m1 with the data in the Accumulator via subtraction. A - m₁ S: Set if result is negative Z: Set if result is zero H: Set if borrow from bit 4 P/V: Set if result exceeds 8-bit 2's complement range N: Set C: Set according to borrow condition 7 6 5 4 3 2 1 0 CP (HL) 0 1.0.1.1.1.1.1. Timing: M cycles-2 T states-7 (4, 3) Addressing Mode: Source-Register Indirect Destination-Implied 5 4 3 2 1 0 7 6 CP(IX + d) (for $N_X = 0$) 1, N_X, 1, 1, 1, 0, 1 1 CP(IY + d) (for N_X = 1) 1,0,1,1,1,1,1,0 d

Timing:	M cycles-5			
	T states-19 (4, 4, 3, 5, 3)			
Addressing Mode:	Source—Indexed			
	Destination—Implied			
INC m1				
Increment data in mem	ory location m1.			
m ₁ ← m ₁ + 1	S: Set if result is negative			
10 II	Z: Set if result is zero			
	H: Set according to carry from bit			
	3			
	P/V: Set if data was X'7F before op- eration			
	N: Reset			
	C: N/A			
7 6 5 4 3 2	1 0			
0,0,1,1,0,1,	0 0 INC (HL)			
Timing:	M cycles-3			
2	T states-11 (4, 4, 3)			
Addressing Mode:	Source-Register Indexed			
	Destination—Register Indexed			
765432	1 0 INC (IX + d) (for Nx = 0)			
1,1,N _X ,1,1,1	0_{1} INC (IX + d) (for N _x = 1)			
0,0,1,1,0,1	0,0			
d				
Timina:	M cycles_6			
, ming.	T states-23 (4 4 3 5 4 3)			
Addressing Mode:	Source—Indexed			
	Destination—Indexed			
DEC ma				
Decrement data in me	mory location m ₁			
m₁ ← m₁ - 1	S: Set if result is negative			
121	Z: Set if result is zero			
	H: Set according to borrow from bit 4			
	P/V: Set only if m ₁ was X'80 before			
	N: Set			
	C: N/A			
	5			

12.6 8-Bit Arithmetic (Continued)	P/V: Set if result exceeds 16-bit 2's
7 6 5 4 3 2 1 0	complement range
0,0,1,1,0,1,0,1 DEC (HL)	N: Reset
	C: Set if carry out of bit 15
Thinking. M cycles -3 T states $-11(4, 4, 3)$	1 4 4 9 4 3 2 1 0
Addressing Mode: Source — Register Indexed	
Destination — Register In-	
dexed	
7 6 5 4 3 2 1 0 DEC (IX + d) (for N _X = 0)	Timing. M cycles — 4
$1, 1, N_X, 1, 1, 1, 0, 1$ $DEC(Y + d) (for N_Y = 1)$	Addressing Mode: Source — Benister
	Destination — Register
	SBC HL. pp
d	Subtract, with carry, the contents of the 16-bit pp register
	from the 16-bit HL register.
Thinking. Micycles — 6	HL 🔶 HL – pp – CY
Addressing Mode: Source — Indexed	S: Set if result is negative
Destination — Indexed	Z: Set if result is zero
	H: Set according to borrow from bit 12
12.7 16-Bit Arithmetic	P/V: Set if result exceeds 16-bit 2's
ADD ss, pp	complement range
Add the contents of the 16-bit register rp or pp to the con-	N: Set
tents of the To-bit register ss. $s_{\pm} \leftarrow s_{\pm} + r_{0} = S \cdot N/A$	C: Set according to borrow condi-
or Z: N/A	7 6 5 4 3 2 1 0
ss ← ss + pp H: Set if carry from bit 11	1 1 1 0 1 1 0 1
P/V: N/A	
N: Reset	0 1 pp 0 0 1 0
C: Set if carry from bit 15	Timing: M cycles — 4
76543210	T states — 15 (4, 4, 4, 3)
0,0 rp 1,0,0,1 ADD HL, rp	Addressing Mode: Source — Register
Timing: M cycles — 3	Destination — Register
T states — 11 (4, 4, 3)	INC rr
Addressing Mode: Source — Register	Increment the contents of the 16-bit register rr.
Destination — Register	rr ← rr + 1 No flags affected
ADD IX, pp (for $N_X = 0$)	
ADD IY, pp (for $N_X = 1$)	
0,0 pp 1,0,0,1	INC SP
	_
T states — 15 (4, 4, 4, 3)	Timing: M cycles — 1
Addressing Mode: Source — Register	Addressing Mode: Posister
Destination — Register	7 6 5 4 3 2 1 0
ADC HL, pp	$1 1 N_X 1 1 1 0 1$ INC IX (for N _X =0)
The contents of the 16-bit register pp are added, with the	$INC IY (for N_X = 1)$
carry bit, to the HL register.	0,0,1,0,0,0,1,1
$HL \leftarrow HL + pp + CY$	Timing: M cycles — 2
S: Set if result is negative	T states — 10 (4. 6)
L. Out If result is zero H: Set according to carpy out of hit	Addressing Mode: Register
11	

NSC800



7 6 5 4 3 2 1 0	
1,1,0,0,1,0,1,1	
0,1,b,r,	
Timing: M d	cycles — 2
Ts	tates — 8 (4, 4)
Addressing Mode: Bit/	Register
MEMORY	
SET b, m ₁ Bit b in moment location m. is	
Bit b in memory location m_1 is $m_{1b} \leftarrow 1$ No	set. flags affected
76543210	
1,1,0,0,1,0,1,1	SET b, (HL)
1,1,b, 1,1,0	
Timing: M c	cycles - 4
Ts	tates — 15 (4, 4, 4, 3)
Addressing Mode: Bit/	Register Indirect
76543210	SET b, (IX + d) (for $N_X = 0$)
$\begin{bmatrix} 1 & 1 & N_X & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$	SET b, (IY + d) (for $N_X = 1$)
1,1,0,0,1,0,1,1	
1,1 ,b, 1,1,0	
Timing: M c	:ycles — 6
Addressing Mode: Bit	tates 23 (4, 4, 3, 5, 4, 3)
RES hm.	Indexed
Bit b in memory location m1 is	reset.
m _{1b} ← 0 No	flags affected
7 6 5 4 3 2 1 0	-
1,1,0,0,1,0,1,1	RES b, (HL)
1,0 b, 1,1,0	
Timing: M c	cycles — 4
T s	tates — 15 (4, 4, 4, 3)
Addressing Mode: Bit/	Register Indirect
	RES b, (IX + d) (for N _X = 0)
	RES b, (IY + d) (for $N_X = 1$)
1,1,0,0,1,0,1,1	
d	
1,0, ,b, ,1,1,0	
Timing: M d	cycles — 6
T s	tates — 23 (4, 4, 3, 5, 4, 3)
Addressing Mode: Bit/	Indexed





12.9 Rotate and Shift (Continued)

MEMORY

RLC m1

Rotate date in memory location m1 left circular.





12.9 Rotate and Shift (Continued)

RR m₁

Rotate the data in memory location m_1 right through the carry.





C: Set according to bit 0 of m1

NSC800

12.9 Rotate and Shift (Continued)



REGISTER/MEMORY

RLD

Rotate digit left and right between the Accumulator and memory (HL).



Rotate digit right and left between the Accumulator and memory (HL).

RRD



REGISTER/REGISTER

EX DE. HL

Exchange the contents of the 16-bit register pairs DE and HL.

DE	+	→	łL				No	flags affected
7	6	5	4	3	2	1	0	1990. 1
1	1	1	0	1	0	1	1	
Tim	ing:						M	cycles — 1
							Τs	tates — 4

Addressing Mode:

EX AF, A'F'

The contents of the Accumulator and flag register are exchanged with their corresponding alternate registers, that is A and F are exchanged with A' and F'.

Register

A 4	\rightarrow	A'					No flags affected	
F∢ 7	6	F' 5	4	3	2	1	0	
0	0	0	0	1	0	0	0	
Tim	Timing:						M cycles - 1	
							T states - 4	
Add	res	sing	Mod	Register				

12.10 Exchanges (Continued)

EXX

Exchange the contents of the BC, DE, and HL registers with their corresponding alternate register.

BC		+ B	'C'	No flags affected			
DE	←	+ D	'E'				
HL	-	H	'L'				
7	6	5	4	3	2	1	0
1	1	0	1	1	0	0	1
Tim	ning:						M cycles — 1
							T states — 4
Addressing Mode:							Implied
RE	GIS'	TER	/ME	EMC	RY		

EX (SP), 88

Exchange the two bytes at the top of the external memory stack with the 16-bit register ss.



EX (SP), IX (for $N_X = 0$) EX (SP),IY (for $N_X = 1$)

Timing:

M cycles — 6 T states — 23 (4, 4, 3, 4, 3, 5) Register/Register Indirect

Addressing Mode:

12.11 Memory Block Moves and Searches

SINGLE OPERATIONS

LDI

Move data from memory location (HL) to memory location (DE), increment memory pointers, and decrement byte counter BC.

(DE) ← (HL)	S: N/A				
DE ← DE + 1	Z: N/A				
HL ← HL + 1	H: Reset				
BC ← BC - 1	P/V: Set if BC -1 ≠0, other- wise reset N: Reset C: N/A				
7 6 5 4 3 2 1	0				
1,1,1,0,1,1,0	1				
1,0,1,0,0,0,0	0				
Timing:	M cycles — 4				
1.72	T states — 16 (4, 4, 3, 5) Register Indirect				
Addressing Mode:					

LDD

Move data from memory location (HL) to memory location (DE), and decrement memory pointer and byte counter BC.

(DE) ←	- (ト	IL)				S: N/A				
DE	DE ← DE - 1						Z: N/A				
HL	←	HL	- 1	1			H: Reset				
BC ← BC - 1							P/V: Set if BC $-1 \neq 0$, otherwise reset				
							N: Reset				
							C: N/A				
7	6	5	4	3	2	1	0				
1	<u>1</u> ,	1,	0	1	1,	0	, 1				
1	0	1,	0	1	0	0	, 0				
Tim	ing:						M cycles — 4				
	0.000						T states - 16 (4, 4, 3, 5)				

Addressing Mode:

CPI

Compare data in memory location (HL) to the Accumulator, increment the memory pointer, and decrement the byte counter. The Z flag is set if the comparison is equal.

Register Indirect

counter. The 2 nag is so	th the companyour of calen.					
A − (HL) HL ← HL + 1	S: Set if result of comparison sub- tract is negative					
BC ← BC - 1 Z ← 1	Z: Set if result of comparison is zero					
if $A = (HL)$	H: Set according to borrow from bit 4					
P	/V: Set if BC - 1≠ 0, otherwise reset					
	N: Set					
	C: N/A					
7 6 5 4 3 2	1 0					
1,1,1,0,1,1	0 1					
1,0,1,0,0,0	0 1					
Timing:	M cycles — 4					
	T states - 16 (4, 4, 3, 5)					

Addressing Mode:

CPD

Compare data in memory location (HL) to the Accumulator, and decrement the memory pointer and byte counter. The Z flag is set if the comparison is equal.

Register Indirect

A – (HL)	S: Set if result is negative
HL ← HL - 1	Z: Set if result of comparison is
BC ← BC - 1	zero
Z ← 1	H: Set according to borrow from bit 4
II X ~ (nc)	P/V: Set if BC - 1≠ 0, otherwise reset
	N: Set
	C: N/A

12.11 Memory Block Moves and Searches (Continued)

Register Indirect

7 6 5 4 3 2 1 0

1,1,1,0,1,1,0,1 1,0,1,0,1,0,0,1

 1
 0
 1
 0
 0
 1

 Timing:
 M cycles
 4

 T states
 — 16 (4, 4, 3, 5)

Addressing Mode:

REPEAT OPERATIONS

LDIR

Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter BC, and repeat until BC = 0.

(DE) <	- (HL)			S	: N/	Α		
DE ←	- DE	E + 1	1		z	: N/	A		
HL ←	- HL	. + 1			н	: Re	set		
BC ←	- BC) — (1		P/V	: Re	set		
Repea	t unti	1			N	: Re	set		
BC =	= 0				С	: N/	A		
76	5	4	3	2	1	0			
1,1	, 1	0	1	1	0	1			
1_0	, 1	1,	0	0	0	0			
Timing:	i.	For I	3C:	≠0	Mo	ycle	os —	- 5	
					Ts	tates	3 —	21 ((4,
		For F	BC	=0	Mr	vole			

=0 M cycles — 4 T states — 16 (4, 4, 3, 5)

4, 3, 5, 5)

Addressing Mode: Register Indirect

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

LDDR

Move data from memory location (HL) to memory location (DE), decrement memory pointers and byte counter BC, and repeat until BC = 0.

(DE) ← (HL)	S: N/A					
DE ← DE - 1	Z: N/A					
HL ← HL - 1	H: Reset					
BC ← BC - 1	P/V: Reset					
Repeat until	N: Reset					
BC = 0	C: N/A					
7 6 5 4 3 2	1 0					
1,1,1,0,1,1	0 1					
1,0,1,1,1,0	0 0					
Timing: For BC≠0	M cycles — 5					
	T states - 21 (4, 4, 3, 5, 5)					
For BC=0	M cycles - 4					
	T states - 16 (4, 4, 3, 5)					
Addressing Mode:	Register Indirect					

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

CPIR

Compare data in memory location (HL) to the Accumulator, increment the memory, decrement the byte counter BC, and repeat until BC = 0 or (HL) equals A.

A – (HL) HL ← F BC ← F	IL + 1 3C - 1	S: Set if sign of subtraction per- formed for comparison is nega- tive					
Repeat un or A =	ntil BC = 0 (HL)	 Z: Set if A = (HL), otherwise reset H: Set according to borrow from bit 4 					
	F	VV: Set if BC $\sim 1 \neq 0$, otherwise reset					
		N: Set					
		C: N/A					
7 6 5	4 3 2	1 0					
1,1,1	0,1,1,	0 1					
1,0,1	1,0,0,	0,1					
Timing:	For BC $\neq 0$	M cycles — 5					
		T states - 21 (4, 4, 3, 5, 5)					
For $BC = 0$		M cycles — 4					
		T states - 16 (4, 4, 3, 5)					
Addressin	g Mode:	Register Indirect					

(Note that each repeat is accomplished by a decrement of the PC, so that refresh, etc. continues for each cycle.)

CPDR

Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte counter BC, and repeat until BC = 0, or until (HL) equals the Accumulator.

$A \sim (HL)$ $HL \leftarrow HL - 1$ $BC \leftarrow BC - 1$	S	: Set if sign of subtraction per- formed for comparison is nega- tive				
Repeat until BC =	= 0 Z	: Set according to equality of A and (HL), set if true				
	н	: Set according to borrow from bit 4				
	P/V	: Set if BC - 1 \neq 0, otherwise reset				
	N	: Set				
	С	N/A				
7 6 5 4 3	2 1	0				
1,1,1,0,1	, 1 , 0 ,	1				
1,0,1,1,1	, 0 , 0 ,	1				
Timing: For BC	0 ≠ 0	M cycles - 5				
		T states - 21 (4, 4, 3, 5, 5)				
For BC	0 = 0	M cycles — 4				
		T states - 16 (4, 4, 3, 5)				
Addressing Mode:		Register Indirect				
(Note that each re	peat is a	ccomplished by a decrement of				

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)



12.12 Input/Output

IN A, (n) Input data to the Accumulator from the I/O device at address N. A ← (n) No flags affected 6 5 4 3 2 1 0 7 1,1,0,1,1,0,1,1 n M cycles - 3 Timing: T states - 11 (4, 3, 4) Source - Direct Addressing Mode: Destination - Register IN r, (C) Input data to register r from the I/O device addressed by the contents of register C. If r=110 only flags are affected. S: Set if result is negative r ← (C) Z: Set if result is zero H: Reset P/V: Set if result parity is even N: Reset C: N/A 76543210 0. 1 1 1. 0,1,1, 1 0,0,0 0 . 1 r Timing: M cycles - 3 T states - 12 (4, 4, 4) Source - Register Indirect Addressing Mode: Destination - Register OUT (C), r Output register r to the I/O device addressed by the contents of register C. No flags affected (C) ← r 7 6 5 4 3 2 1 0 1,1,0,1,1,0,1 1 0,0,1 0.1 ٢ M cycles - 3 Timing: T states - 12 (4, 4, 4) Addressing Mode: Source - Register Destination - Register Indirect INI Input data from the I/O device addressed by the contents of register C to the memory location pointed to by the contents of the HL register. The HL pointer is incremented and the byte counter B is decremented.

	P/V:	Undefined
	N: 5	Set
	C:	N/A
7 6 5 4 3 2	1 0	<u>.</u>
1,1,1,0,1,1	0,1	
1,0,1,0,0,0	1,0	
Timing:		M cycles — 4
		T states — 16 (4, 5, 3, 4)
Addressing Mode:		Implied/Source — Register In- direct
		Destination — Register Indirect
OUTI		
Output data from mem port address (C), incre ment the byte counter	nory lo ment B.	cation (HL) to the I/O device at the memory pointer, and decre-
(C) ← (HL)	S:	Undefined
B ← B – 1	Z :	Set if $B-1=0$, otherwise reset
HL ← HL + 1	H:	Undefined
	P/V:	Undefined
	N:	Set
	C:	N/A
7 6 5 4 3 2	1 0	1
1,1,1,0,1,1	0,1	
1,0,1,0,0,0	1,1	
Timing:		M cycles — 4
		T states - 16 (4, 5, 3, 4)
Addressing Mode:		Implied/Source — Register In- direct
		Destination - Register Indirect
IND		

Input data from I/O device at port address (C) to memory location (HL), and decrement HL memory pointer and byte counter B.

(HL) ← (C)	S: Undefined					
HL ← HL – 1	Z: Set if $B - 1 = 0$, otherwise reset					
B ← B - 1	H: Undefined					
P/	V: Undefined					
	N: Set					
	C: N/A					
7 6 5 4 3 2 1	0					
1,1,1,0,1,1,0	1					
1,0,1,0,1,0,1	, 0					
Timing:	M cycles — 4					
	T states - 16 (4, 5, 3, 4)					
Addressing Mode:	Implied/Source — Register In- direct					
	Destination — Register Indirect					

12.12 Input/Output (Continued)

OUT (n), A

Output	the	Accumulator	to	the	1/0	device	at	address	n.
25.0									



n

Addressing Mode:

Timing:

M cycles - 3 T states - 11 (4, 3, 4) Source - Register Destination - Direct

OUTD

Data is output from memory location (HL) to the I/O device at port address (C), and the HL memory pointer and byte counter B are decremented.

(C) ← (HL)	S: Undefined					
B ← B - 1	Z: Set if $B - 1 = 0$, otherwise reset					
HL ← HL - 1 F	H: Undefined					
P/Y	/: Undefined					
٢	V: Set					
C	D: N/A					
7 6 5 4 3 2 1	0					
1,1,1,0,1,1,0	1					
1,0,1,0,1,0,1,	1					
Timing:	M cycles — 4					
	T states - 16 (4, 5, 3, 4)					
Addressing Mode:	Implied/Source — Register In- direct					
	Destination - Register Indirect					

INIR

Data is input from the I/O device at port address (C) to memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(HL) ← (C)	S: Undefined
HL ← HL + 1	Z: Set
B ← B - 1	H: Undefined
Repeat until B = 0	P/V: Undefined
	N: Set
	C: N/A

76	5 4 3 2 1	0
1,1,	1,0,1,1,0	1
1 0	1,1,0,0,1	, 0
Timing:	For $B \neq 0$	M cycles — 5
		T states - 21 (4, 5, 3, 4, 5)
	For B = 0	M cycles — 4
		T states - 16 (4, 5, 3, 4)
Addressi	ng Mode:	Implied/Source — Register In- direct
		Destination — Register Indirect

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

OTIR

A

Data is output to the I/O device at port address (C) from memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycles are repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL)	S: Undefined
HL ← ⊦	1L + 1	H: Undefined
B ← B	- 1	Z: Set
Repeat un	ntil B = 0	P/V: Undefined
		N: Set
		C: N/A
7 6 5	4 3 2	1 0
1,1,1	0,1,1	0,1
1_0_1	,1,0,0	1,1
Timing:	For $B \neq 0$	M cycles - 5
		T states - 21 (4, 5, 3, 4, 5)
	For $B = 0$	M cycles — 4
		T states - 16 (4, 5, 3, 4)
Addressin	g Mode:	Implied/Source — Register In- direct
		Destination - Register Indirect

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

ISC800

12.12 Input/Output (Continued)

INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(HL) ← (C)	S: Undefined
HL ← HL – 1	Z: Set
B ← B – 1	H: Undefined
Repeat until B = 0	P/V: Undefined
	N: Set
	C: N/A
7 6 5 4 3 2	1 0
1,1,1,0,1,1	0 1
1,0,1,1,0,0,	1,0
Timing: For $B \neq 0$	M cycles — 5
	T states - 21 (4, 5, 3, 4, 5)
For $B = 0$	M cycles 4
	T states - 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect

(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

OTDR

Data is output from memory location (HL) to the I/O device at port address (C), then the HL memory pointer and byte counter B are decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL) S	: Undefined
HL ← HL - 1 Z	: Set
B ← B - 1 H	: Undefined
Repeat until B = 0 P/V	: Undefined
N	l: Set
C	: N/A
7 6 5 4 3 2 1	0
1,1,1,0,1,1,0	1
1,0,1,1,1,0,1,	1
Timing: For $B \neq 0$	M cycles - 5
	T states - 21 (4, 5, 3, 4, 5)
For B = 0	M cycles 4
	T states - 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect

(Note that after each data transfer cycle the NSC800 will accept interrupts and perform two refresh cycles.)

12.13 CPU Control

NOP

The CPU performs no operation.

							ħ	No flags affected
7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	
Tim	ning							V cycles — 1
								r states — 4
Add	dres	sind	Mo	de:			1	N/A

HALT

The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state.

		-					N	o flags affected
7	6	5	4	3	2	1	0	
0	, 1	1	1	0	1	1	0	
Tin	ning:						М	cycles — 1
							т	states — 4
Ad	dres	sing	, Mo	ode:			N	/A
DI								
Dis	sable	sy	sten	n le	vel i	nter	rupt	S.
IFF	F1 ←	- 0)				N	o flags affected
IFF	= ₂ ←	- 0)					
7	6	5	4	3	2	1	0	
1	1	1	1	0	0	1	1	
Tir	ning						N	cycles — 1
	5						Т	states - 4
Ad	Idres	sing	g Ma	ode:	1		N	/A
EI								
Th thi wi	ie sy is ins Il be	ster struc disa	n le ctior able	veli n, a nd.	nter nd t	rup! he i	s ar next	e enabled. During execution of one, the maskable interrupts
IF	F1 4		1				N	o flags affected
IF	F2 ◀	-	1					
7	6	5	4	3	2	1	0	
1	1	1	1	1	, 0	1	1	
Ti	ming						N	1 cycles — 1
							т	states — 4
Ac	dres	ssin	g M	ode	č.		N	I/A
IN	1	0						
Th	ne Cl	PU	is pl	ace	id in	inte	ərruş	ot mode 0.
								a flags affected

		-	2				N	o flags affected
7	6	5	4	3	2	1	0	1000
1	1	1	0,	1	1	0	1	
0	1	0	0	0	1	1	0	
Tim	ing						N	1 cycles — 2
							т	states - 8 (4, 4)
Add	ires	sing	Mo	de:			N	I/A



12.14 Program Control (Continued)

DJNZ d

Decrement the B register and conditionally jump to program location calculated with respect to the program counter and the displacement d, based on the contents of the B register.

B ← B - 1 No flags affected If B = 0 continue, else PC ← PC + d 7 6 5 4 3 2 1 0 0,0,0,1,0,0,0,0 d – 2 If $B \neq 0$ M cycles - 3 Timing: T states - 13 (5, 3, 5) M cycles - 2 If $\mathbf{B} = \mathbf{0}$ T states - 8 (5, 3) Addressing Mode: PC Relative CALLS CALL nn Unconditional call to subroutine at location nn. (SP - 1) ← PC_H No flags affected $(SP - 2) \leftarrow PC_L$ SP ← SP - 2 PC ← nn 7 6 5 4 3 2 1 0 1,1,0,0,1,1,0,1 n (low-order byte) n (high-order byte) M Cycles - 5 Timing: T states - 17 (4, 3, 4, 3, 3) Direct Addressing Mode: CALL cc, nn Conditional call to subroutine at location nn based on testable flag stages. No flags affected If cc true, (SP - 1) ← PC_H $(SP - 2) \leftarrow PC_L$ $SP \leftarrow SP - 2$ PC ← nn. else continue 7 6 5 4 3 2 1 0 1 1.0.0 1 CC n (low-order byte) n (high-order byte) Timing: If cc true M cycles - 5 T states 17 (4, 3, 4, 3, 3) If cc not true M cycles - 3 T states - 10 (4, 3, 3) Addressing Mode: Direct

RETURNS

RET

Unconditional return from subroutine or other return to program location pointed to by the top of the stack. No flags affected $PC_1 \leftarrow (SP)$ $PC_{H} \leftarrow (SP + 1)$ SP ← SP + 2 7 6 5 4 3 2 1 0 1,1,0,0,1,0,0,1 M cycles - 3 Timing: T states - 10 (4, 3, 3) **Register Indirect** Addressing Mode: RET CC Conditional return from subroutine or other return to program location pointed to by the top of the stack. No flags affected If cc true, $PC_L \leftarrow (SP)$ PC_H ← (SP + 1) SP ← SP + 2. else continue 76543210 1,1 0.0.0 CC, M cycles - 3 Timing: If cc true T states - 11 (5, 3, 3) M cycles - 1 If cc not true T states - 5 **Register Indirect** Addressing Mode: RETI Unconditional return from interrupt handling subroutine. Functionally identical to RET instruction. Unique opcode allows monitoring by external hardware. $PC_{L} \leftarrow (SP)$ No flags affected $PC_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ 76543210 1,1,1,0,1,1,0,1 0,1,0,0,1,1,0,1 M cycles - 4 Timing: T states - 14 (4, 4, 3, 3) **Register Indirect** Addressing Mode:

12.14 Program Control (Continued)

RETN

Unconditional return from non-maskable interrupt handling subroutine. Functionally similar to RET instruction, except interrupt enable state is restored to that prior to non-maskable interrupt.

PC	4	- (5	SP)				N	lo flags affecte	ed
PC	H +	- (SP	+ 1)				
SP	-	SP	+	2					
IFF	1 +	- 11	FF2						
7	6	5	4	3	2	1	0	-2:	
1	1	1	0	1	1	0	1]	
0	1	0	0	0	1	0	1	1	

Timing:

Addressing Mode:

M cycles — 4

T states — 14 (4, 4, 3, 3) Register Indirect

RESTARTS

RST P

The present contents of the PC are pushed onto the memory stack and the PC is loaded with dedicated program locations as determined by the specific restart executed.

			-					
(SP	- 1)	← PC	йн	No	o flags	affecte	əd	
(SP	- 2)	← PC	ì					
SP	← si	P - 2						
PC		D						
PC	. ← F	>						
			76	5 4	32	1	0	
			1 1	t	1	, 1 ,	1	
Tim	ing:			М	cycles	- 3	223 201523	
				T	states	11	(5, 3, 3))
Add	Iressin	g Mode	э:	M	odified	Page 2	Zero	
р	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

ADC A, $(IX + d)$ DD 8Ed ADC A, $(IY + d)$ FD 8Ed ADC A, A 8F ADC A, B 88 ADC A, C 89 ADC A, D 8A ADC A, E 8B ADC A, L 8D ADC A, H 8C ADC A, L 8D ADC A, L 8D ADC A, I 8D ADC A, I 8D ADC A, I 8D ADC A, I 8D ADC HL, BC ED 4A ADC HL, BC ED 5A ADC HL, HL ED 6A ADC HL, HL B6 ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, C 81 ADD A, C 81 ADD A, C 81 ADD A, L 85 ADD A, L 85	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0, C 0, D 0, E 0, H 0, L 1, (HL) 1, (IX + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 41 CB 42 CB 43 CB 44 CB 45 CB 45 CB 45 CB 45 CB 45 CB 47 CB 48 CB 49 CB 48 CB 49 CB 44 CB 48 CB 40 CB 56 DD CBd5 FD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 53 CB 53 CB 53
ADC A, (IY+d) FD 8Ed ADC A, A 8F ADC A, B 88 ADC A, C 89 ADC A, D 8A ADC A, E 8B ADC A, E 8B ADC A, H 8C ADC A, H 8C ADC A, L 8D ADC A, L 8D ADC A, I 8C ADC A, I 8D ADC A, I 8D ADC HL, BC ED 4A ADC HL, BC ED 5A ADC HL, HL ED 6A ADC HL, HL B6 ADD A, (HL) 86 ADD A, (IX+d) DD 86d ADD A, C 81 ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, L 85 ADD A, I 85	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0, D 0, E 0, H 0, L 1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 42 CB 43 CB 44 CB 45 CB 45 CB 45 CB 45 CB 46 CB 47 CB 48 CB 49 CB 48 CB 49 CB 4A CB 48 CB 40 CB 45 CB 40 CB 56 DD CB 56 FD CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADC A, A 8F ADC A, B 88 ADC A, C 89 ADC A, D 8A ADC A, E 8B ADC A, H 8C ADC A, L 8D ADC HL, BC ED 4A ADC HL, BC ED 5A ADC HL, HL ED 6A ADC HL, HL B 6d ADD A, (HL) 86 ADD A, (HL) 86 ADD A, (IY + d) FD 86d ADD A, E 83 ADD A, E 83 ADD A, E 83 ADD A, E 83 ADD A, I 85 ADD A, I 85 ADD A, I 85 AD	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0, E 0, H 0, L 1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 43 CB 44 CB 45 CB 4E DD CBd4 FD CBd4 CB 4F CB 48 CB 49 CB 4A CB 49 CB 4A CB 4B CB 42 CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 53 CB 53 CB 53
ADC A, B 88 ADC A, C 89 ADC A, D 8A ADC A, E 8B ADC A, H 8C ADC A, L 8D ADC HL, BC ED 4A ADC HL, BC ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (IX+d) DD 86d ADD A, (IX+d) DD 86d ADD A, (IX+d) FD 86d ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, I 85 ADD A, I 85 ADD A, I 85 ADD A, I 89 ADD HL, BC 09	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0, H 0, L 1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 44 CB 45 CB 4E DD CBd41 FD CBd41 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd50 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADC A, C 89 ADC A, D 8A ADC A, E 8B ADC A, H 8C ADC A, L 8D ADC A, L 8D ADC A, L 8D ADC A, I 8D ADC A, L 8D ADC A, L 8D ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (IX + d) DD 86d ADD A, (IX + d) DD 86d ADD A, IX + B 80 ADD A, C 81 ADD A, B 80 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, E 99 ADD A, I 85 ADD HL, BC 09 ADD HL, BC 09 <t< td=""><td>BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT</td><td>0, L 1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H</td><td>CB 45 CB 4E DD CBd4 FD CBd4 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53</td></t<>	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0, L 1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 45 CB 4E DD CBd4 FD CBd4 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADCA, D $8A$ ADCA, E $8B$ ADCA, H $8C$ ADCA, L $8D$ ADCA, L $8D$ ADCA, L $8D$ ADCA, L $8D$ ADCHL, BC $ED 4A$ ADCHL, HE $ED 5A$ ADCHL, HL $ED 6A$ ADCHL, SP $ED 7A$ ADDA, (IX+d)DD 86dADDA, (IX+d)DD 86dADDA, C 81 ADDA, E 83 ADDA, E 83 ADDA, L 85 ADDA, I 85 ADDHL, BC09ADDHL, SP 39 ADDHL, SP 39 ADDIX, BCDD 09ADDIX, IXDD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, (HL) 1, (IX + d) 1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 4E DD CBd4 FD CBd4 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADC A, E 8B ADC A, H 8C ADC A, L 8D ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, I 85 ADD A, I 85 ADD A, I 85 ADD HL, BC 09 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SC DD 09 ADD HL, SP 00	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, (IX+d) 1, (IY+d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (IL) 2, (IX+d) 2, (IY+d) 2, A 2, C 2, D 2, E 2, H	DD CBd4 FD CBd4 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC A, H 8C ADC A, L 8D ADC A, n CE n ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, H 84 ADD A, I 85 ADD A, I 85 ADD A, I 85 ADD A, I 85 ADD HL, BC 09 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SC DD 09 ADD HL, SC D	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, (IY + d) 1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	FD CBd44 CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADC A, L 8D ADC A, n CE n ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, DE ED 7A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, L 85 ADD A, I 85 ADD A, I 29 ADD HL, BC 09 ADD HL, BC D09 ADD HL, BC D0 99 ADD HL, BC D0 19 ADD HL, SP 39 ADD HL, BC D0 19 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SP DD 19 ADD IX, DE DD 19 ADD IX, IX	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, A 1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 4F CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC A, n CE n ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, L 85 ADD A, N C6 n ADD A, N 29 ADD HL, BC D9 ADD HL, BC D09 ADD HL, BC D19 ADD HL, BC D0 09 ADD HL, BC D0 09 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SP D0 19 ADD IX, DE DD 19 ADD IX, SD D2 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, B 1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 48 CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC HL, BC ED 4A ADC HL, DE ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, L 85 ADD A, I 85 ADD A, I 85 ADD A, I 29 ADD HL, BC 09 ADD HL, DE 19 ADD HL, SP 39 ADD HL, SP 39 ADD HL, SP DD 19 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, C 1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 49 CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC HL, DE ED 5A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, (IY + d) FD 86d ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, I 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, D 1, E 1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 4A CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC HL, DL ED 3A ADC HL, HL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, (IY + d) FD 86d ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, BC 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, E 1, H 1, L 2, (HL) 2, (IX+d) 2, (IY+d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 4B CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC HL, RL ED 6A ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, A 87 ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, BC 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, H 1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 4C CB 4D CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADC HL, SP ED 7A ADD A, (HL) 86 ADD A, (IX + d) DD 86d ADD A, (IY + d) FD 86d ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT BIT	1, L 2, (HL) 2, (IX + d) 2, (IY + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 40 CB 56 DD CBd5 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 54
ADD A, (RL) 86 ADD A, (IX+d) DD 86d ADD A, (IY+d) FD 86d ADD A, A 87 ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, BC 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT BIT	2, (HL) 2, (IX+d) 2, (IY+d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 56 DD CBd5 FD CBd50 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADD A, (IX + 0) DD 86a ADD A, (IY + d) FD 86d ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, C 81 ADD A, E 83 ADD A, E 83 ADD A, L 85 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, BC 19 ADD HL, DE 19 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT	2, (FL) 2, (IX+d) 2, (IY+d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 56 FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADD A, (IY + 0) FD 86d ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, D 82 ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, I 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT	2, ((X + d) 2, (IY + d) 2, A 2, B 2, C 2, C 2, C 2, E 2, H	FD CBd5 CB 57 CB 50 CB 51 CB 52 CB 53
ADD A, A 87 ADD A, B 80 ADD A, C 81 ADD A, C 81 ADD A, D 82 ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT BIT	2, (17 + d) 2, A 2, B 2, C 2, D 2, E 2, H	CB 57 CB 50 CB 51 CB 52 CB 53
ADD A, B 80 ADD A, C 81 ADD A, D 82 ADD A, E 83 ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, IX DD 29	BIT BIT BIT BIT BIT BIT	2, A 2, B 2, C 2, D 2, E 2, H	CB 57 CB 50 CB 51 CB 52 CB 53 CB 53
ADD A, C 81 ADD A, D 82 ADD A, E 83 ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, DE 19 ADD HL, SP 39 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, OP D2 9	BIT BIT BIT BIT BIT	2, B 2, C 2, D 2, E 2, H	CB 50 CB 51 CB 52 CB 53 CB 53
ADD A, D 82 ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, NL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE D1 19 ADD IX, OP D2 9	BIT BIT BIT BIT BIT	2, C 2, D 2, E 2, H	CB 51 CB 52 CB 53
ADD A, E 83 ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, L 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, OP DD 29	BIT BIT BIT BIT	2, D 2, E 2, H	CB 52 CB 53
ADD A, H 84 ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, HL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, OP DD 29	BIT BIT BIT	2, E 2, H	CB 53
ADD A, L 85 ADD A, n C6 n ADD HL, BC 09 ADD HL, DE 19 ADD HL, HL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	2, H	CD CA
ADDA, nC6 nADDHL, BC09ADDHL, DE19ADDHL, HL29ADDHL, SP39ADDIX, BCDD 09ADDIX, DEDD 19ADDIX, IXDD 29	BIT	the second se	UB 54
ADD HL, BC 09 ADD HL, DE 19 ADD HL, HL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29		2, L	CB 55
ADD HL, DE 19 ADD HL, HL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	3, (HL)	CB 5E
ADD HL, HL 29 ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	3, (IX+d)	DD CBd5
ADD HL, SP 39 ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	3, (IY+d)	FD CBd5
ADD IX, BC DD 09 ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	3, A	CB 5F
ADD IX, DE DD 19 ADD IX, IX DD 29	BIT	3, B	CB 58
ADD IX, IX DD 29	BIT	3, C	CB 59
	BIT	3, D	CB 5A
ADD IX, SP DD 39	BIT	3, E	CB 5B
ADD IY, BC FD 09	BIT	3, H	CB 5C
ADD IY, DE FD 19	BIT	3, L	CB 5D
ADD IY, IY FD 29	BIT	4, (HL)	CB 66
ADD IY, SP FD 39	BIT	4. $(1X + d)$	DD CBd6
AND (HL) A6	BIT	4. $(1Y + d)$	FD CBd6
AND (IX+d) DD A6d	BIT	4. A	CB 67
AND $(X+d)$ ED A6d	BIT	4 B	CB 60
	BIT	4 C	CB 61
	BIT	4.0	CB 62
	DIT	4,0	CB 63
AND D A2	DIT	4, L	CR64
AND D AZ	DIT	4, 1	CB 64
AND E A3	DIT	4, L 5 (11)	CB 65
AND H A4	BIT	5, (HL)	
AND L A5	BIL	5, (IX + d)	DD CBde
AND n E6 n	BIT	5, (IY + d)	FD CBd6
BIT 0, (HL) CB 46	BIT	5, A	CB 6F
BIT 0, (IX + d) DD CBd46	BIT	5, B	CB 68
BIT 0, (IY + d) FD CBd46	BIT	5, C	CB 69

nn=Data (16 bit) n=Data (8 bit)

7-60

BIT	5, E	CB 6B	DEC	A	3D
BIT	5, H	CB 6C	DEC	в	05
BIT	5, L	CB 6D	DEC	BC	OB
BIT	6, (HL)	CB 76	DEC	C	0D
BIT	6, (IX + d)	DD CBd76	DEC	D	15
BIT	6, (IY+d)	FD CBd76	DEC	DE	1B
BIT	6, A	CB 77	DEC	E	1D
BIT	6, B	CB 70	DEC	H	25
BIT	6, C	CB 71	DEC	HL	28
BIT	6, D	CB 72	DEC	IX	DD 2B
BIT	6, E	CB 73	DEC	IY	FD 2B
BIT	6, H	CB 74	DEC	L	20
BIT	6, L	CB 75	DEC	SP	38
BIT	7, (HL)	CB 7E	DI	0.	E3
BIT	7, $(1X + d)$	DD CBd7E	DINZ	d2	10.42
BIT	7, $(IY + d)$	FD CBd7E	FI	UL.	FB
BIT	7, A	CB 7F	FX	(SP) HI	F3
BIT	7, B	CB 78	FX	(SP) IX	DD F3
BIT	7. C	CB 79	FX	(SP) IV	ED E2
BIT	7. D	CB 7A	EX		FD 23
BIT	7. E	CB 7B	FX		EP
BIT	7.H	CB 7C	FXX	00,110	
BIT	7. L	CB 7D	HALT		76
CALL	C. nn	DCnn	IM	0	70 ED 46
CALL	M. nn	ECon	IM	1	ED 40
CALL	NC. nn	D4nn	iM	2	ED 56
CALL	nn	CDnn	IN	A (C)	ED JE
CALL	NZ nn	C4nn	IN	A, (0)	EU/o
CALL	P. nn	E4nn	IN	R (C)	
CALL	PE. nn	ECon	IN	D, (C)	ED 40
CALL	PO. nn	E4nn	IN	0,(0)	ED 40
CALL	Z. nn	GCnn	IN	E.(C)	ED 50
CCF	0.779.800 M.A.	3F	IN	E, (C)	ED 56
CP	(HL)	BE	IN	1,(0)	ED 60
CP	(X+d)	DD BEd	INC		24
CP	(IY + d)	ED BEd	INC	(NL)	DD 24d
CP	A	BE	INC		DD 340
CP	в	B8	INC	A .	PD 340
CP	C	89	INC	B	04
CP	D	BA	INC	BC	03
CP	E	BB	INC	0	00
CP	Н	BC	INC	D	14
CP	L	BD	INC	DE	14
CP	_ n	FEn	INC	E	10
CPD	332	ED A9	INC	с и	10
CPDR		ED B9	INC	n 11	24
CPI		ED A1	INC		23
CPIR		ED B1	INC		DD 23
CPL		2E	INC	HT I	FU 23
DAA		27	INC	L	20
DEC		25	INC	52	33
DEC		00 and	IND		ED AA
DEC		ED 350	INDR		EDBA
DEC	(11+0)	PD 350			ED A2

INIR		ED B2	LD	A, (HL)	7E
JP	(HL)	E9	LD	A, (IX + d)	DD 7E
JP	(IX)	DD E9	LD	A, (IY + d)	FD 7E
JP	(IY)	FD E9	LD	A, (nn)	3Ann
JP	C, nn	DAnn	LD	A, A	7F
JP	M, nn	FAnn	LD	A, B	78
JP	NC, nn	D2nn	LD	A, C	79
JP	nn	C3nn	LD	A, D	7A
JP	NZ, nn	C2nn	LD	A, E	7B
JP	P, nn	F2nn	LD	A, H	7C
JP	PE, nn	EAnn	LD	A, I	ED 57
JP	PO, nn	E2nn	LD	A, L	7D
JP	Z, nn	CAnn	LD	A, n	3E n
JR	C, d2	38 d2	LD	B, (HL)	46
JR	d2	18 d2	LD	B, (IX+d)	DD 46
JR	NC, d2	30 d2	LD	B, (IY+d)	FD 46
JR	NZ. d2	20 d2	LD	B, A	47
JR	Z. d2	28 d2	LD	B, B	40
LD	(BC), A	02	LD	B, C	41
LD	(DE), A	12	LD	B.D	42
LD	(HL), A	77	LD	B.E	43
LD	(HL), B	70	LD	B. H	44
	(HL) C	71	LD	B.L	45
LD	(HL) D	72		B.n	06 n
	(HL), E	73		BC. (nn)	ED 4E
		74		BC nn	01nn
	(HL)	75		C (HL)	4E
	(11), 0	36 0		$C_{1}(1X + d)$	
10	$(1X + d) \land$	DD 77d		$C_{(X+d)}$	ED 4E
		DD 70d		C A	AF
	(1X+d)	DD 71d		C B	48
	(1X + d), D	DD 72d		0,0	49
	(1X + d), D	DD 72d		0,0	45
		DD 730		0,0	40
		DD 740		0,2	40
LD	(1X + d), L	DD 750		0, H	40
	(1X + a), n	DD 360n	LD	0, 1	4D
	(1Y + d), A	FD 77d	LD	C, n	UE N
LD	(1 + a), B		LD		50
LD	(IY + d), C	FD /1d	LD	$D_{1}(1X+d)$	00 50
LD	(1Y+0), D	FD 72d	LD	$D_{1}(1Y+0)$	FDSt
LD	(IY + d), E	FD 73d	LD	D, A	57
LD	(IY + d), H	FD 74d	LD	D, B	50
LD	(IY + d), L	FD 75d	LD	D, C	51
LD	(IY + d), n	FD 36dn	LD	D, D	52
LD	(nn), A	32nn	LD	D, E	53
LD	(nn), BC	ED 43nn	LD	D, H	54
LD	(nn), DE	ED 53nn	LD	D, L	55
LD	(nn), HL	22nn	LD	D, n	16 n
LD	(nn), IX	DD 22nn	LD	DE, (nn)	ED 5E
LD	(nn), IY	FD 22nn	LD	DE, nn	11nn
LD	(nn), SP	ED 73nn	LD	E, (HL)	5E
LD	A, (BC)	OA	LD	E, (IX+d)	DD 5
LD	A. (DE)	1A	LD	E, $(IY + d)$	FD 5

12.15 Instru	uction Set:	Alphabetica	I Order (Continued)		1.7752 Let #1	NSC
LD	E, A	5F	OR	c	B1	- 80
LD	E, B	58	OR	D	B2	
LD	E, C	59	OR	E	B3	
LD	E, D	5A	OR	н	B4	
LD	E, E	5B	OR		B5	
LD	E, H	5C	OB	n	F6 n	
LD	E,L	5D	OTDB	2.63	ED BB	
LD	E.n	1E n	OTIB			
LD	H. (HL)	66	OUT			
LD	H(X+d)	DD 66d	OUT	(O), A	ED 14	
LD	H(X+d)	ED 664	OUT	(C), B	ED 41	
ID	H A	67	OUT	(0), 0	ED 49	
		07		(C), D	ED 51	
	п, в н. с	60	001	(C), E	ED 59	
	H, C	61	OUT	(C), H	ED 61	
	H, D	62	OUT	(C), L	ED 69	
	H, E	63	OUT	n, A	D3 n	- 1
LD	н, н	64	OUTD		ED AB	
LD	H, L	65	OUTI		ED A3	
LD	H, n	26 n	POP	AF	F1	
LD	HL, (nn)	2Ann	POP	BC	C1	
LD	HL, nn	21nn	POP	DE	D1	
LD	I, A	ED 47	POP	HL	E1	
LD	IX, (nn)	DD 2Ann	POP	IX	DD E1	
LD	IX, nn	DD 21nn	POP		EDEI	
LD	IY. (nn)	FD 2Ann	PUSH	AF	E	
LD	IY. nn	FD 21nn	PUSH	BC BC	F5	
LD	L (HL)	6E	PUSH	DE	05	
LD	(1X+d)	DDBEd	DUSH	DE	D5	
		ED 6Ed	PUSH	HL	E5	
		FDOEU	PUSH	IX	DD E5	
		0	PUSH	IY	FD E5	
	L, В	68	HES	0, (HL)	CB 86	
	L, C	69	RES	0, (IX + d)	DD CBd86	
LD	L, D	6A	RES	0, (IY + d)	FD CBd86	
LD	L, E	6B	RES	0, A	CB 87	
LD	L, H	6C	RES	0, B	CB 80	
LD	L, L	6D	RES	0, C	CB 81	
LD	L, n	2E n	RES	0, D	CB 82	
LD	SP, (nn)	ED 7Bnn	RES	0, E	CB 83	
LD	SP, HL	F9	RES	0. H	CB 84	
LD	SP, IX	DD F9	RES	0.1	CB 85	
LD	SP, IY	FD F9	RES	1 (HI)	CR 8F	
LD	SP. nn	31nn	BES	1 (1X + d)	DD CB48E	
LDD		FD A8	RES			
LDDB		ED R8	DES	1, (11 + 0)	PD CBOSE	
LDI			neo peo	1, A	CB 8F	
LDIR		ED RO	HES	1, 8	CB 88	
NEG		EDBU	HES	1, C	CB 89	
NOD		EDn	HES	1, D	CB 8A	
NOP	20.41.5.0	00	RES	1, E	CB 8B	
OH	(HL)	B6	RES	1, H	CB 8C	
OR	(IX + d)	DD B6d	RES	1, L	CB 8D	
OR	(IY + d)	FD B6d	RES	2, (HL)	CB 96	
OR	Α	B7	RES	2. $(IX + d)$	DD CBd96	
OR	В	B0	RES	2. $(Y + d)$	FD CBd96	
(nn) = Address of memor	viv location d=s	signed displacement				-
nn-Data (16 bit)	d2=	d-2				12

nn-Data (16 bit)

n-Data (8 bit)

RES	2. A	CB 97	RES	7, D	CB BA
RES	2. B	CB 90	RES	7, E	CB BB
RES	2. C	CB 91	RES	7, H	CB BC
RES	2. D	CB 92	RES	7, L	CB BD
RES	2. E	CB 93	RET		C9
RES	2. H	CB 94	RET	С	D8
RES	21	CB 95	RET	М	F8
RES	3 (HL)	CB 9E	BET	NC	DO
RES	3(1X+d)	DD CBd9E	RET	NZ	CO
DES	$3(1 \times + d)$	ED CBd9E	RET	P	FO
DES	3, (1 + 0)	CB 9F	BET	PE	E8
DES	3.8	CB 98	BET	PO	EO
RES DES	3,0	CB 90	BET	7	C8
RES	3,0	CB 99	RET)	2000	ED 4D
RES	3,0	CB 9A	DETN		ED 45
RES	3, E	CB 96	DI		CB 16
HES	3, H	08.90			
HES	3, L	CB 4D			ED CB416
RES	4, (HL)	CB A6	RL DI	(11+0)	CB 17
RES	4, (IX+d)	DD CBGA6	RL	A B	
RES	4, (IY + d)	FD CBdA6	HL	В	CB 10
RES	4, A	CB A7	RL	C	CB 11
RES	4, B	CB A0	RL	0	CB 12
RES	4, C	CB A1	RL	E	CB 13
RES	4, D	CB A2	RL	н	CB 14
RES	4, E	CB A3	RL	L	CB 15
RES	4, H	CB A4	RLA		17
RES	4, L	CB A5	RLC	(HL)	CB 06
RES	5, (HL)	CB AE	RLC	(IX+d)	DD CBd06
RES	5, (IX + d)	DD CBdAE	RLC	(IY + d)	FD CBd06
RES	5, (IY+d)	FD CBdAE	RLC	A	CB 07
RES	5, A	CBAF	RLC	в	CB 00
RES	5, B	CB A8	RLC	С	CB 01
RES	5, C	CB A9	RLC	D	CB 02
RES	5. D	CB AA	RLC	E	CB 03
RES	5. E	CB AB	RLC	н	CB 04
RES	5. H	CB AC	RLC	L	CB 05
RES	5. L	CB AD	RLCA		07
BES	6 (HL)	CB B6	RLD		ED 6F
BES	6(1X+d)	DD CBdB6	RR	(HL)	CB 1E
BES	6(1Y+d)	ED CBdB6	BB	(IX + d)	DD CBd1I
DES	6 4	CB B7	BB	(Y + d)	FD CBd1
DES	6 8	CB B0	BB	A	CB 1F
DES	0. D	CBBI	BB	в	CB 18
RES DEC	0,0	CB B2	BB	Č	CB 19
RES	6, D		PP	Ď	CB 1A
HES	6, E	CB B3	DD	Ē	CB 1B
HES	6, H	CB B4		С Ц	CB 1C
RES	6, L	CB B5	HH		
RES	7, (HL)	CB BE	RH	L	0810
RES	7, (IX+d)	DD CBdBE	RRA		11-
RES	7, (IY+d)	FD CBdBE	RRC	(HL)	CBOE
RES	7, A	CB BF	RRC	(IX+d)	DD CBd0
RES	7, B	CB B8	RRC	(IY + d)	FD CBd0
RES	7, C	CB B9	RRC	Α	CB 0F

nn=Data (16 bit) n=Data (8 bit)

RRC	в	CB 08	SET	2. $(X + d)$	DD CBdD6
RRC	С	CB 09	SET	2(1Y+d)	ED CBdD6
RRC	D	CB 0A	SET	2 A	CB D7
RRC	E	CB 0B	SET	2 B	CB D0
RRC	н	CB 0C	SET	20	CBD1
RRC	L	CB 0D	SET	20	CBD2
RRCA		OF	SET	2,0	CBD2
RRD		ED 67	SET	2, 2	CBD4
RST	0	C7	SET	2,11	CB D4
RST	08H	CF	SET	3 (11)	
RST	10H	D7	SET	3(1X+d)	DD CRADE
RST	18H	DF	SET	3(1X+d)	ED CB4DE
RST	20H	E7	SET	3 4	CRDE
RST	28H	EF	SET	3.8	
RST	30H	F7	SET	3, 0	CBDO
RST	38H	FF	SET	3,0	CB D9
SBC	A. (HL)	9F	SET	3,0	CRDR
SBC	$A_{1}(X+d)$	DD 9Ed	SET	3.4	CBDB
SBC	A, $(IY + d)$	FD 9Ed	SET	3.1	CBDD
SBC	A, A	9F	SET	4 (HI)	CBES
SBC	A. B	98	SET	4, (12 + d)	DD CBdE6
SBC	A, C	99	SET	4, (1Y + d)	ED CBdE6
SBC	A, D	9A	SET	4, (1 / d) 4 A	CB E7
SBC	A, E	9B	SET	4 B	CB E0
SBC	A, H	9C	SET	4 C	CB E1
SBC	A, L	9D	SET	4. D	CB E2
SBC	A, n	DE n	SET	4. E	CB E3
SBC	HL, BC	ED 42	SET	4. H	CB E4
SBC	HL, DE	ED 52	SET	4. L	CB E5
SBC	HL, HL	ED 62	SET	5, (HL)	CBEE
SBC	HL, SP	ED 72	SET	5. (IX+d)	DD CBdEE
SCF		37	SET	5, (IY + d)	FD CBdEE
SET	0, (HL)	CB C6	SET	5. A	CBEF
SET	0, (IX + d)	DD CBdC6	SET	5, B	CB E8
SET	0, (IY + d)	FD CBdC6	SET	5, C	CB E9
SET	0, A	CB C7	SET	5, D	CB EA
SET	0, B	CB CO	SET	5, E	CB EB
SET	0, C	CB C1	SET	5, H	CB EC
SET	0, D	CB C2	SET	5, L	CB ED
SET	0, E	CB C3	SET	6, (HL)	CB F6
SET	0, H	CB C4	SET	6, (IX+d)	DD CBdF6
SET	0, L	CB C5	SET	6, (IY + d)	FD CBdF6
SET	1, (HL)	CB CE	SET	6, A	CB F7
SET	1, (IX + d)	DD CBdCE	SET	6, B	CB F0
SET	1, (IY + d)	FD CBdCE	SET	6, C	CB F1
SET	1, A	CB CF	SET	6, D	CB F2
SET	1, B	CB C8	SET	6, E	CB F3
SET	1, C	CB C9	SET	6, H	CB F4
SET	1, D	CB CA	SET	6, L	CB F5
SET	1, E	CB CB	SET	7, (HL)	CB FE
SET	1, H	CBCC	SET	7, (IX + d)	DD CBdFE
SET	1, L	CB CD	SET	7, (IY+d)	FD CBdFE
SET	2, (HL)	CB D6	SET	7. A	CB FF

n=Data (8 bit)

SET	7. B	CB F8	SRL	A	CB 3F
SET	7. C	CB F9	SRL	в	CB 38
SET	7. D	CB FA	SRL	С	CB 39
SET	7.E	CB FB	SRL	D	CB 3A
SET	7. H	CB FC	SRL	E	CB 3B
SET	7. L	CB FD	SRL	н	CB 3C
SLA	(HL)	CB 26	SRL	L	CB 3D
SLA	(IX + d)	DD CBd26	SUB	(HL)	96
SLA	(IY + d)	FD CBd26	SUB	(IX + d)	DD 96d
SLA	A	CB 27	SUB	(IY + d)	FD 96d
SLA	в	CB 20	SUB	А	97
SLA	С	CB 21	SUB	в	90
SLA	D	CB 22	SUB	С	91
SLA	E	CB 23	SUB	D	92
SLA	н	CB 24	SUB	E	93
SLA	L	CB 25	SUB	н	94
SRA	(HL)	CB 2E	SUB	L	95
SRA	(1X + d)	DD CBd2E	SUB	n,	D6 n
SRA	(IY + d)	FD CBd2E	XOR	(HL)	AE
SRA	A	CB 2F	XOR	(IX + d)	DD AEC
SRA	в	CB 28	XOR	(IY + d)	FD AEc
SRA	С	CB 29	XOR	A	AF
SRA	D	CB 2A	XOR	в	A8
SRA	E	CB 2B	XOR	C	A9
SRA	н	CB 2C	XOR	D	AA
SRA	L	CB 2D	XOR	E	AB
SRL	(HL)	CB 3E	XOR	н	AC
SRL	(IX + d)	DD CBd3E	XOR	L	AD
SRL	(IY + d)	FD CBd3E	XOR	n	EE n

12.16 Instruction Set: Numerical Order

Op Code	Mnemonic	- 14 - 14 <u></u>	Op Code	Mnemonic	Op Co	ode	Mnemonic
00	NOP		15	DEC D	2Ann		LD HL,(nn)
01nn	LD BC,nn		16n	LD D,n	2B		DEC HL
02	LD (BC),A		17	RLA	2C		INC L
03	INC BC		18d2	JR d2	2D		DECL
04	INC B		19	ADD HL,DE	2En		LD L,n
05	DEC B		1A	LD A,(DE)	2F		CPL
06n	LD B,n		1B	DEC DE	30d2		JR NC,d2
07	RLCA		1C	INC E	31nn		LD SP,nn
08	EX AF, A'F'		1D	DEC E	32nn		LD (nn),A
09	ADD HL, BC		1En	LD E,n	33		INC SP
0A	LD A,(BC)		1F	RRA	34		INC (HL)
0B	DEC BC		20d2	JR NZ,d2	35		DEC (HL)
OC	INC C		21nn	LD HL,nn	36n		LD (HL),n
0D	DEC C		22nn	LD (nn),HL	37		SCF
0En	LD C,n		23	INC HL	38		JR C,d2
0F	RRCA		24	INC H	39		ADD HL,SP
10d2	DJNZ d2		25	DEC H	3Ann		LD A,(nn)
11nn	LD DE,nn		26n	LDH, n	3B		DEC SP
12	LD (DE),A		27	DAA	3C	•	INC A
13	INC DE		28d2	JR Z,d2	3D		DEC A
4.4	INC D		29	ADD HL, HL	3En		LD A,n

7-66

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
ЗF	CCF	74	LD (HL),H	A9	XOR C
40	LD B,B	75	LD (HL),L	AA	XOR D
41	LD B,C	76	HALT	AB	XOR E
42	LD B,D	77	LD (HL),A	AC	XOR H
43	LD B,E	78	LD A,B	AD	XOR L
44	LD B,H	79	LD A,C	AE	XOR (HL)
45	LD B,L	7A	LD A.D	AF	XOR A
46	LD B,(HL)	7B	LD A.E	BO	OR B
47	LD B,A	7C	LD A.H	B1	OBC
48	LD C,B	7D	LD A.L	B2	ORD
49	LD C,C	7E	LD A.(HL)	B3	ORE
4A	LD C,D	7F	LD A.A	B4	ORH
4B	LD C.E	80	ADD A.B	85	OBI
4C	LD C.H	81	ADDAC	B6	OR (HL)
4D	LDCL	82		B7	ORA
4E		83		BR	CPR
4F	LDCA	84		80	CPC
50		85		Da	CPC
51		86		DA	CPD
52		97		DD	OPE
52		07		BC	CPH
55		88	ADC A,B	BD	CPL
54 EE		89	ADC A,C	BE	CP (HL)
50		BA	ADC A,D	BF	CPA
55	LD D,(HL)	88	ADC A,E	CO	RETNZ
57	LD D,A	8C	ADC A,H	C1	POP BC
58	LD E,B	8D	ADC A,L	C2nn	JP NZ,nn
59	LD E,C	8E	ADC A,(HL)	C3nn	JP nn
5A	LD E,D	8F	ADC A,A	C4nn	CALL NZ,r
5B	LD E,E	90	SUB B	C5	PUSH BC
5C	LD E,H	91	SUB C	C6n	ADD A,n
5D	LD E,L	92	SUB D	C7	RST 0
5E	LD É,(HL)	93	SUB E	C8	RET Z
5F	LD E,A	94	SUB H	C9	RET
60	LD H,B	95	SUB L	CAnn	JP Z,nn
61	LD H,C	96	SUB (HL)	CB00	RLC B
62	LD H,D	97	SUB A	CB01	RLC C
63	LD H,E	98	SBC A,B	CB02	RLC D
64	LD H,H	99	SBC A,C	CB03	RLC E
65	LD H,L	9A	SBC A,D	CB04	RLC H
66	LD H,(HL)	9B	SBC A,E	CB05	RLC L
67	LD H,A	9C	SBC A.H	CB06	RLC (HL)
68	LD L,B	9D	SBC A.L	CB07	BLCA
69	LD L.C	9E	SBC A.(HL)	CB08	BBCB
6A	LD L.D	9F	SBC A.A	CB09	BBCC
6B	LD L.E	AO	ANDB	CBOA	BBCD
6C	LD L.H	A1	ANDC	CROR	BBCE
6D	LDLL	42	ANDD	CROC	BRCH
6E		43	ANDE	CROD	RRCI
6E		A.		CBOD	
70		A5		CBUE	RHC (HL)
71		AD		CBOF	HHC A
70		AD		CB10	HLB
72		A7	AND A	CB11	HLC
13		Að	XUH B	CB12	HL D

NSC800

7-67

n = Data (8-bit)

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemon
CB13	RLE	CB4F	BIT 1.A	CB83	BES 0 F
CB14	RLH	CB50	BIT 2.B	CB84	RESOH
CB15	RLL	CB51	BIT 2.C	CB85	RES 0.L
CB16	BL (HL)	CB52	BIT 2.D	CB86	BES 0 (H
CB17	BLA	CB53	BIT 2 F	CB87	BESOA
CB18	RR B	CB54	BIT 2.H	CB88	BES 1 B
CB19	RRC	CB55	BIT 2.L	CB89	RES 1 C
CB1A	BBD	CB56	BIT 2 (HI)	CB8A	RES 1 D
CB1B	BR E	CB57	BIT 2 A	CB8B	BES 1 E
CB1C	BB H	CB58	BIT3B	CB8C	RES 1 H
CB1D	BBL	CB59	BIT3C	CB8D	BES 11
CB1E	BB (HL)	CB5A	BIT3D	CB8E	RES 1 (H
CB1E	BB A	CB5B	BITSE	CBSE	RES 1 A
CB20	SIAB	CB5C	BITSH	CBOO	DEC 2 D
CB21	SLAC	CB5D	BIT 3 I	CB90	DES 2,D
CB22	SLAD	CREE	DIT 3/LI	CB03	DEC 2D
0022	SLAE	CBSE		CB92	RES 2,D
CB23	SLAE	CBSF	DIT 3,A	CB93	RES 2,E
CB24	SLAH	CBOU		CB94	RES 2,H
CB25	SLAL	CBOI	BIT 4,0	CBa2	RES 2,L
CB20	SLA (HL)	0862	BIT 4,D	CB96	RES 2,(H
CB27	SLAA	CB63	BIT 4,E	CB97	HES 2,A
CB28	SHAB	CB64	BIT 4,H	CB98	RES 3,B
CB29	SHAC	CB65	BIT 4,L	CB99	RES 3,C
CB2A	SRAD	CB66	BIT 4,(HL)	CB9A	RES 3,D
CB2B	SHAE	CB67	BIT 4,A	CB9B	RES 3,E
CB2C	SHAH	CB68	BIT 5,B	CB9C	RES 3,H
CB2D	SRAL	CB69	BIT 5,C	CB9D	RES 3,L
CB2E	SRA (HL)	CB6A	BIT 5,D	CB9E	RES 3,(H
CB2F	SRA A	CB6B	BIT 5,E	CB9F	RES 3,A
CB38	SRL B	CB6C	BIT 5,H	CBA0	RES 4,B
CB39	SRLC	CB6D	BIT 5,L	CBA1	RES 4,C
CB3A	SRL D	CB6E	BIT 5,(HL)	CBA2	RES 4,D
CB3B	SRLE	CB6F	BIT 5,A	CBA3	RES 4,E
CB3C	SRL H	CB70	BIT 6,B	CBA4	RES 4,H
CB3D	SRLL	CB71	BIT 6,C	CBA5	RES 4,L
CB3E	SRL (HL)	CB72	BIT 6,D	CBA6	RES 4,(H
CB3F	SRLA	CB73	BIT 6,E	CBA7	RES 4,A
CB40	BIT 0,B	CB74	BIT 6,H	CBA8	RES 5,B
CB41	BIT 0,C	CB75	BIT 6,L	CBA9	RES 5,C
CB42	BIT 0,D	CB76	BIT 6,(HL)	CBAA	RES 5,D
CB43	BIT 0,E	CB77	BIT 6,A	CBAB	RES 5,E
CB44	BIT 0,H	CB78	BIT 7,B	CBAC	RES 5,H
CB45	BIT 0,L	CB79	BIT 7,C	CBAD	RES 5,L
CB46	BIT 0,(HL)	CB7A	BIT 7,D	CBAE	RES 5,(H
CB47	BIT 0,A	CB7B	BIT 7.E	CBAF	RES 5.A
CB48	BIT 1,B	CB7C	BIT 7.H	CBB0	RES 6.B
CB49	BIT 1,C	CB7D	BIT 7.L	CBB1	RES 6.C
CB4A	BIT 1,D	CB7E	BIT 7.(HL)	CBB2	RESED
CB4B	BIT 1.E	CB7F	BIT 7.A	CBB3	RESAE
CB4C	BIT 1.H	CB80	RESOR	CBB4	RESEH
CB4D	BIT 1.L	CB81	BES 0.C	CBB5	RESAL
CB4E	BIT 1 (HI)	CR82	RESOD	CBB6	DEC 6 /L

n = Data (8-bit)

12.16 Instruction Set: Numerical Order (Continued)

	Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
(CBB7	RES 6,A	CBEC	SET 5,H	DD66d	LD H,(IX + d)
(CBB8	RES 7,B	CBED	SET 5,L	DD6Ed	LDL,(IX+d)
(CBB9	RES 7,C	CBEE	SET 5,(HL)	DD70d	LD(IX+d),B
(CBBA	RES 7,D	CBEF	SET 5,A	DD71d	LD(IX+d),C
(CBBB	RES 7,E	CBF0	SET 6,B	DD72d	LD(IX+d),D
(CBBC	RES 7,H	CBF1	SET 6,C	DD73d	LD(IX+d).E
(CBBD	RES 7,L	CBF2	SET 6,D	DD74d	LD(IX+d),H
(CBBE	RES 7,(HL)	CBF3	SET 6,E	DD75d	LD(IX+d)L
(CBBF	RES 7,A	CBF4	SET 6,H	DD77d	LD (IX+d).A
(CBC0	SET 0,B	CBF5	SET 6,L	DD7Ed	LDA.(IX+d)
(CBC1	SET 0,C	CBF6	SET 6,(HL)	DD86d	ADD A,(IX+d)
(CBC2	SET 0,D	CBF7	SET 6,A	DD8Ed	ADC A.(IX+d)
(CBC3	SET 0,E	CBF8	SET 7,B	DD96d	SUB (IX+d)
(CBC4	SET 0,H	CBF9	SET 7.C	DD9Ed	SBC A.(IX + d)
(CBC5	SET O.L	CBFA	SET 7.D	DDA6d	AND(X+d)
(CBC6	SET 0.(HL)	CBFB	SET 7.E	DDAEd	XOB(1X+d)
(CBC7	SET 0.A	CBFC	SET 7.H	DDB6d	OB(X+d)
(CBC8	SET 1.B	CBFD	SET 7 L	DDBEd	CP(X+d)
(CBC9	SET 1.C	CBEE	SET 7 (HL)	DDCBd06	
(CBCA	SET 1 D	CREE	SET 7 A	DDCBd0C	
(CBCB	SET 1 E	CCnn	CALL Z nn	DDCBd16	
6	CBCC	SET 1 H	CDnn	CALL on	DDCBd16	
(CBCD	SET 11	CEn	ADC An	DDCBd7E	
6	CBCE	SET 1 (HL)	CE	RST 8	DDCBd20	
2	CRCE	SET 1 A		RET NC	DDCBd2E	
2	CRDO	SET 2 B	D1	POP DE	DDCBdJE	
2	CBD1	SET 2 C	Dana	ID NC on	DDCBd40	
2	CBD2	SET 2D	D2n		DDCBd4E	B(T + d)
2	CRD3	SET 2 E	Dánn		DDCB050	DIT 2, (IX + d)
2		SET 2 H	De	DUCU DE	DDCBdSE	BIT 3,(IX+d)
2		SET 21	Den	PUSH DE	DDCBd66	BIT 4,(IX+d)
2		SET 2 (UI)	001	DOT 10U	DDCB00E	
2			D7	RSTIUN	DDCB076	BIT 6,(IX + d)
		SET 2 P	08	REIG	DDCBd/E	BIT 7,(IX+d)
		SET 3,B	D9	EXX	DDCB086	RES 0,(IX + d)
		SET 3,C	DAnn	JP,C,nn	DDCBd8E	RES 1,(IX+d)
	CODA	SET 3,D	DBn	IN A,(n)	DDCBd96	RES 2,(IX + d)
		SET 3,E	DCnn	CALL C,nn	DDCBd9E	RES 3,(IX + d)
		SET 3,H	0009	ADD IX,BC	DDCBdA6	RES 4,(IX+d)
	CROD	SET 3,L	0019	ADD IX,DE	DDCBdAE	RES 5,(IX + d)
	DBDE	SET 3,(HL)	DD21nn	LD IX,nn	DDCBdB6	RES 6,(IX + d)
	CBDF	SET 3,A	DD22nn	LD (nn),IX	DDCBdBE	RES 7,(IX + d)
	CBEO	SET 4,B	DD23	INCIX	DDCBdC6	SET 0,(IX+d)
9	JBE1	SET 4,C	DD29	ADD IX,IX	DDCBdCE	SET 1,(IX+d)
(JBE2	SET 4,D	DD2Ann	LD IX,(nn)	DDCBdD6	SET 2, $(IX + d)$
9	CBE3	SET 4,E	DD2B	DECIX	DDCBdDE	SET 3,(IX + d)
C	CBE4	SET 4,H	DD34d	INC $(IX + d)$	DDCBdE6	SET 4,(IX + d)
(CBE5	SET 4,L	DD35d	DEC (IX+d)	DDCBdEE	SET 5,(IX + d)
(CBE6	SET 4,(HL)	DD36dn	LD (IX + d),n	DDCBdF6	SET 6,(IX + d)
C	CBE7	SET 4,A	DD39	ADD IX,SP	DDCBdFE	SET 7,(IX+d)
0	CBE8	SET 5,B	DD46d	LD B,(IX + d)	DDE1	POP IX
(CBE9	SET 5,C	DD4Ed	LDC,(IX+d)	DDE3	EX (SP),IX
(CBEA	SET 5,D	DD56d	LD D,(IX + d)	DDE5	PUSH IX
(CBEB	SET 5,E	DD5Ed	LD E, (IX + d)	DDE9	JP (IX)
(nn) = i	Address of me	mory location d = displacement			22 B	- All All All All All All All All All Al

Address of memory location d = displacement nn = Data (16 bit)

d2 = d - 2

n = Data (8-bit)

12.16 Instruction Set: Numerical Order (Continued)

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
DDF9	LD SP,IX	ED7Bnn	LD SP,(nn)	FD73d	LD (IY + d),E
DEn	SCB A,n	EDA0	LDI	FD74d	LD (IY + d),H
DF	RST 18H	EDA1	CPI	FD75d	LD(IY+d),L
EO	RET PO	EDA2	INI	FD77d	LD(IY+d),A
E1	POP HL	EDA3	OUTI	FD7Ed	LDA,(IY+d)
E2nn	JP PO,nn	EDA8	LDD	FD86d	ADD A, $(IY + d)$
E3	EX (SP),HL	EDA9	CPD	FD8Ed	ADC A.(IY+d)
E4nn	CALL PO.nn	EDAA	IND	FD96d	SUB (IY+d)
E5	PUSH HL	EDAB	OUTD	FD9Ed	SBC A.(IY+d)
E6n	AND n	EDB0	LDIR	FDA6d	AND $(IY + d)$
E7	RST 20H	EDB1	CPIR	FDAEd	XOR $(IY + d)$
E8	RET PE	EDB2	INIB	FDB6d	OB(IY+d)
E9	JP (HL)	EDB3	OTIR	FDBEd	CP(IY+d)
EAnn	JP PE nn	EDB8	LDDB	FDE1	POPIY
EB	EX DE HL	EDB9	CPDB	EDE3	EX (SP) IY
FCnn	CALL PE nn	EDBA	INDB	FDE5	PUSHIY
ED40	IN B (C)	EDBR	OTDB	FDF9	
ED41		EEO	YOBn	EDEO	
ED41			DOT 20U	EDCB406	
ED42	SBC HL, BC		DET D	FDCBd00	
ED43nn	LD (nn),BC	FU		FDCBQUE	
ED44	NEG	F1		FDCB016	HL(IT+d)
ED45	REIN	F2nn	JP P,nn	FDCBdTE	HH(IY+d)
ED46	IMU	F3		FDCBd26	SLA(1Y+0)
ED47	LD I,A	F4nn	CALL P,nn	FDCBd2E	SHA (IY + d)
ED48	IN C,(C)	F5	PUSH AF	FDCBd3E	SRL (IY+d)
ED49	OUT (C),C	F6n	ORn	FDCBd46	BIT $0,(IY+d)$
ED4A	ADC HL,BC	F7	RST 30H	FDCBd4E	BIT 1, $(IY + d)$
ED4Bnn	LD BC,(nn)	F8	RETM	FDCBd56	BIT 2, $(IY + d)$
ED4D	RETI	F9	LD SP,HL	FDCBd5E	BIT $3,(IY+d)$
ED50	IN D,(C)	FAnn	JP M,nn	FDCBd66	BIT 4, $(IY + d)$
ED51	OUT (C),D	FB	EI	FDCBd6E	BIT 5,(IY+d)
ED52	SBC HL,DE	FCnn	CALL M,nn	FDCBd76	BIT 6,(IY+d)
ED53nn	LD (nn),DE	FD09	ADD IY, BC	FDCBd7E	BIT 7, $(IY + d)$
ED56	IM 1	FD19	ADD IY, DE	FDCBd86	RES 0,(IY + d)
ED57	LD A,I	FD21nn	LD IY,nn	FDCBd8E	RES 1,(IY+d)
ED58	IN E,(C)	FD22nn	LD (nn),IY	FDCBd96	RES 2,(IY+d)
ED59	OUT (C), E	FD23	INC IY	FDCBd9E	RES 3,(IY+d)
ED5A	ADC HL, DE	FD29	ADD IY,IY	FDCBdA6	RES 4,(IY+d)
ED5Bnn	LD DE,(nn)	FD2Ann	LD IY,(nn)	FDCBdAE	RES 5,(IY + d)
ED5E	IM 2	FD2B	DEC IY	FDCBdB6	RES 6,(IY+d)
ED60	IN H,(C)	FD34d	INC $(IY + d)$	FDCBdBE	RES 7,(IY+d)
ED61	OUT (C),H	FD35d	DEC (IY + d)	FDCBdC6	SET 0,(IY + d)
ED62	SBC HL,HL	FD36dn	LD(IY+d).n	FDCBdCE	SET 1,(IY + d)
ED67	RRD	FD39	ADD IY.SP	FDCBdD6	SET 2.(IY+d)
ED68	IN L.(C)	FD46d	LDB.(IY+d)	FDCBdDE	SET 3.(IY + d)
ED69	OUT (C).L	FD4Ed	LDC.(IY+d)	FDCBdE6	SET 4.($1Y + d$)
ED6A	ADC HL.HL	FD56d	LDD(IY+d)	FDCBdEF	SET 5.($IY + d$)
ED6F	RLD	FD5Ed	LDE(IY+d)	FDCBdEE	SET 6 (IY + d)
ED72	SBC HL SP	FD66d	DH(Y+d)	FDCBdFF	SET 7 $(1Y + d)$
ED73nn	LD (nn) SP	FD6Ed		FEn	CPn
ED78	IN A (C)	ED704		EC	BST 28H
ED70		ED714			NO1 30H
		FD/10			

(nn)=Address of memory location d=displacement

nn=Data (16 bit) d2=d-2

n=Data (8-bit)

NSC800

13.0 Data Acquisition System

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see *Figure 20*).

The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16-channel analog-todigital converter which operates from a 5V source. The MM58167 is a microprocessor-compatible real-time clock (RTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.

In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus

the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion, reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12-hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply.

The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following *Figure 20*.

All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact 32,768 Hz clock for the MM58167 and a clock within the operating range of the A/D converter.

The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected, through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs (RSTB) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeep



1.01.18

7-72

13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about 50%, thus extending battery life.

Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A, followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port B connected to the WR input of the MM58167. For a read operation, the same sequence of operations is performed except that Port A is set for the input mode of operation and the RD line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion

signal which is connected to the RSTA interrupt input of the NSC800.

When operating, the system shown consumes about 125 mw. When in the power-save mode, power consumption is decreased to about 70 mw. If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp-hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.

As shown in the schematic (refer to Figure 20), analog input INO is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4V, the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

Typical Timer Output Frequencies						
Crystal Frequency	CPU Clock Output	Timer 0 Output	Timer 1 Output			
2.097152 MHz	1.048576 MHz	262.144 kHz divisor = 4	32.768 kHz divisor = 8			
3.276800 MHz	1.638400 MHz	327.680 kHz divisor = 5	32.768 kHz divisor = 10			
4.194304 MHz	2.097152 MHz	262.144 kHz divisor = 8	32.768 kHz divisor = 8			
4.915200 MHz	2.457600 MHz	491.520 kHz divisor = 5	32.768 kHz divisor = 15			
14.0 NSC800M/883B MIL-STD-833 Class C Screening

National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.

Test	MIL-STD-883 Method/Condition	Requirement
Internal Visual	2010B	100%
Stabilization Bake	1008 C 24 Hrs. @ +150°C	100%
Temperature Cycling	1010 C 10 Cycles -65°C/+150°C	100%
Constant Acceleration	2001 E 30,000 G's, Y1 Axis	100%
Fine Leak	1014 A or B	100%
Gross Leak	1014C	100%
Burn-In	1015 160 Hrs. @ + 125°C (using	100%
	burn-in circuits shown below)	
Final Electrical	+ 25°C DC per RETS800X	100%
PDA	10% Max	02/22/20/20
	+ 125°C AC and DC per RETS800X	100%
	- 55°C AC and DC per RETS800X	100%
	+ 25°C AC per RETS800X	100%
QA Acceptance	5005	Sample Per
Quality Conformance		Method 5005
External Visual	2009	100%





17.0 Reliability Information

Gate Count 2750 Transistor Count 11,000 **NSC800**