

# SN54104, SN54105, SN74104, SN74105

# Gated J-K Master-Slave Flip-Flops

These J-K master-slave flip-flops feature a buffered clock input, direct preset and clear, gated J and K inputs, and a common JK input. The clock buffer offers typical TTL high noise immunity, low clock-line loading, and, in most cases, eliminates the need for stringent control of system-clock rise and fall times. When activated, the direct preset and clear inputs control the state of both the master and slave flip-flops independent of the clock and synchronous-input states. Gated inputs may be used to perform a wide variety of control functions without the need for external gates, and the common JK input simplifies hardware design for applications utilizing a single gate-control source.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - · Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Common JK Gate Input

#### logic

#### **FUNCTION TABLE**

INF	UTAT	T t <sub>n</sub>	OUTPUT AT tn+		
JK	J†	Κ <sup>†</sup>	Q	ā	
L‡	Х	Х	Q <sub>n</sub>	Qn	
н	L‡	L‡	Q <sub>n</sub>	$\overline{a}_n$	
н	L	н	L	н	
н	н	L	н	L	
н	н	н	a <sub>n</sub>	Qn	

t SN54104/SN74104J = J1 · J2 · J3.

K = K1 · K2 · K3

SN54105/SN74105J = J1 · J2 · J3.

 $K = K1 \cdot \overline{K2} \cdot K3$ 

‡ These low-levels must be maintained while

the clock is low.

NOTES:

A. t<sub>n</sub> = bit time before clock pulse

B. t<sub>n+1</sub> = bit time after clock pulse C. H = high, L = low, X = irrelevant

SN54104 . . . J OR W PACKAGE SN74104 . . . J OR N PACKAGE

TYPES SN54104, SN54105, SN74104, SN74105

JK [	ı Uı	4 VCC
PRE :	2 1	3 CLR
K1 🗆	3 1	2 J3
J1 📮	4 1	11 КЗ
J2 🗆	5 1	0 K2
	6	9 CLK
GND	7	8 🗖 🖸

SN54105 . . . J OR W PACKAGE SN74105 ... J OR N PACKAGE

JK	1	U 14	b vcc
PREC	2	13	CLR
K1 □	3	12	13
J1 🗆	4	11	□ K3
J2 C	5	10	□ K2
o [	6	9	CFK
GND [	7	8	] 0

#### description

These J-K master-slave flip-flops feature a buffered clock input, direct preset and clear, gated J and K inputs, and a common JK input. The clock buffer offers typical TTL high noise immunity, low clock-line loading, and, in most cases, eliminates the need for stringent control of system-clock rise and fall times. When activated, the direct preset and clear inputs control the state of both the master and slave flip-flops independent of the clock and synchronous-input states. Gated inputs may be used to perform a wide variety of control functions without the need for external gates, and the common JK input simplifies hardware design for applications utilizing a single gate-control source.

Due to the internal clock buffer, the JK input gates accept data when the clock line is low, and transfer of data from the master to the slave occurs during the clock-line transition from the low state to the high state. When the clock line is high, the data inputs are inhibited.


The SN54104/SN74104 includes internal capacitive loading on the J and K input gates and, as the input setup and hold times are lengthened, this circuit displays improved performance in systems where appreciable clock skew is anticipated.

The SN54105/SN74105 offers an inverting data input to each of the J and K input gates for additional control flexibility. As the input setup and hold times are not lengthened, this circuit permits operation at higher toggle rates than the SN54104/SN74104.


These TTL circuits feature one-volt typical d-c noise margins and are compatible for use with most TTL families. Full fan-out to 10 normalized Series 54/74 loads is available from the outputs. The SN54104 and SN54105 circuits are characterized for operation over the full military temperature range of -55°C to 125°C, and the SN74104 and SN74105 circuits are characterized for operation from 0°C to 70°C.

DEVICES

#### logic diagrams



Pin numbers shown on logic notation are for J or N packages.



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)		g V
Input voltage	5.1	EV
Voltage applied to any output (See N	ote 2)	5 V
Operating free air temperature range:	SN54104, SN54105 Circuits	5 V
Operating nee an temperature range.	51/04/104, 51/04/105 Circuits	5 °C
	SN74104, SN74105 Circuits 0°C to 70	o°C
Storage temperature range	-65°C to 150	non

#### recommended operating conditions

TTL DEVICES

	2			SN54'			SN74'			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage (see Note 1)		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	20.0	2	- 22		2			V	
VIL	Low-level input voltage				0.8	Tona Control		0.8	V	
POH	High-level output current				-1		-	-1	mA	
IOL	Low-level output current			-500	16	7000		16	mA	
	Pulse duration	CLK Low-level	151	-	111 V-0-11	15 <sup>†</sup>				
tw	ruise duration	PRE and CLR	20 <sup>†</sup>	-	275	20 <sup>†</sup>			ns	
12	Setup time for high-level data	104	35 <sup>†</sup>		17.1.0	35 <sup>†</sup>	UHES		-	
tsu	(See Note 4)	'105	10 <sup>†</sup>			10 <sup>†</sup>			ns	
get)	Release time for low-level data	'104		V - 18-	10 <sup>†</sup>			10 <sup>†</sup>		
tr	(See Note 3)	105	1.0		)†			1 <sup>†</sup>	ns	
TA	Operating free-air temperature		- 55		125	0		70	°C	

- † These conditions are recommended at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

  NOTES: 1. Voltage values are with respect to network ground terminal.

  2. This rating applied at the Q output with preset held low and at the Q output with clear held low.

  - This rating applies at the d output with preset held low and at the Q output with clear held low.
     Release time for low-level data is an interval between the release of low-level data and the positive-going edge of the clock pulse; this interval being sufficiently short to ensure recognition of the low-level data.
     Setup time for high-level data is an interval between the arrival of the high-level data and the positive-going edge of the clock pulse; this interval being sufficiently long to ensure recognition of the high-level data.

-----

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	Participation of the second se	TEST CONDITIONS†	MIN TYP	# MAX	UNIT
VOH		V <sub>CC</sub> = MIN,	10H = - 1 mA	2.4 2.7	15055-0	٧
VOL		VCC = MIN,	I <sub>OL</sub> = 16 mA	0.2	0.4	V
PRE or CLR IIH Jor K	510=35=173497MX	V <sub>1</sub> = 4.5 V	8	120		
	VCC = MAX.		4	80	μА	
	All other			2	40	
	PRE or CLR			-3	- 4.75	
PRE or CLR  J or K	VCC = MAX,	V <sub>I</sub> = 0.4 V	- 2.2	- 3.2	mA	
	PRE or CLR	- 1.1	- 1.6			
104	104	15	24			
1CC	105	V <sub>CC</sub> = 5 V		17	28	mA

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN TYP	MAX	UNIT
tPLH	01.14	Q or $\overline{\mathbf{Q}}$	P 400 O	C <sub>L</sub> = 15 pF	9	15	ns
tPHL	CLK	u or u	$R_L = 400 \Omega$ ,	C[ - 15 pr	16	25	110

NOTE 5: See General Information Section for load circuits and voltage waveforms.

type. ‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.