

# SN5412, SN54LS12, SN7412, SN74LS12

# Triple 3-Input Positive-NAND Gates with Open-Collector Outputs

These devices contain three independent 3-input NAND gates with open-collector outputs. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher  $V_{OH}$  levels.

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

### SN5412, SN54LS12 SN7412, SN74LS12 SDLS040 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS December 1983- Revised MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain three independent 3-input NAND gates with open-collector outputs. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.


The SN5412 and SN54LS12 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7412 and SN74LS12 are characterized for operation from 0 °C to 70 °C.

#### FUNCTION TABLE (each gate)

	VPUT	S	OUTPUT
A	В	С	Y
н		н	L
L	х	X	н
X	L	x	н
х	Х	L	Н

#### logic symbol<sup>†</sup>


٦.




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5412, SN54LS12 ... J OR W PACKAGE SN7412 ... N PACKAGE SN74LS12 . . . D OR N PACKAGE (TOP VIEW) J₁₄⊡ v<sub>CC</sub> 1A 🗍 1B 130 1C 2A □3 120 1Y 2B □4 11D 3C 2C đ۶ 10 3B 2Y 6 90 3A GND 3Y 7 8





NC-No internal connection

logic diagram (positive logic)




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN5412, SN54LS12 SN7412, SN74LS12 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR DUTPUTS

schematics (each gate)



....

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note	1)
	5.5 V
۲LS12	
Off-state output voltage	
Operating free-air temperature:	SN54'
	SN74'
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.



### SN5412, SN5412 TRIPLE 3 INPUT POSITIVE NAND GATES WITH OPEN COLLECTOR OUTPUTS

		SN5412			SN7412	!	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5,5	4.75	5	5,25	V
VIH High-level input voltage	2			2			V
VIL Low-level input voltage			0,8			0.8	v
VOH High-level output voltage			5.5			5,5	V
IOL Low-level output current			16			16	mA
TA Operating free-sir temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		SN5412	SN7412	
		MIN TYP <sup>‡</sup> MAX	MIN TYP <sup>‡</sup> MAX	UNIT
VIK	$V_{CC} = MIN$ , $I_{J} = -12 \text{ mA}$	- 1.5	- 1.5	V
La.	VCC = MIN, VIL = 0.8 V, VOH = 5.5 V		0.25	
<b>'O</b> H	$V_{CC} = MIN, V_{IL} = 0.7 V, V_{OH} = 5.5 V$	0.25		mA
Vol	$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $I_{OL} = 16 mA$	0.2 0.4	0.2 0.4	v
ll.	VCC = MAX, VI = 5.5 V	1	1	mA
ін	$V_{CC} = MAX, V_I = 2.4 V$	40	40	μA
II	$V_{CC} = MAX, V_I = 0.4 V$	- 1.6	- 1.6	mA
ССН	$V_{CC} = MAX, V_I = 0$	3 6	3 6	mA
ICCL	$V_{CC} = MAX$ , $V_{I} = 4.5 V$	9 16.5	9 16.5	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

2

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A, B or C	Y	$R_L = 4 k\Omega$ ,	CL = 15 pF		35	45	ns
<sup>t</sup> PHL			RL = 400 Ω,	CL = 15 pF		8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



### SN54LS12, SN74LS12 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

		SN54LS12		\$N74LS12			UNIT
	MIN	NOM	MAX	MIN	NOM	МАХ	
VCC Supply voltage	4.5	5	5,5	4.75	5	5.25	V
VIH High-level input voltage	2		_	2			V
VIL · Low-level input voltage			0,7			0.8	v
VOH High-level output voltage			5.5			5.5	V
IOL Low-level output current			4			8	mΑ
TA Operating free-air temperature	- 55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	-			SN54LS12			SN74LS12				
PARAMETER		TEST CONDI		MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT	
Vik	V <sub>CC</sub> = MIN,	l <sub>l</sub> = 18 mA				- 1.5			- 1.5	V	
<sup>I</sup> ОН	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = MAX,	V <sub>OH</sub> = 5.5 V			0.1			0.1	mА	
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	1 <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	v	
VOL	V <sub>CC</sub> = MIN,	CC=MIN, V <sub>IH</sub> ≭2V, I <sub>OL</sub> =8mA					0.35	0.5			
11	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				<b>0</b> .1			0.1	mA	
IIH III	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μA	
hL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4		·	- 0.4	mA	
ЧССН	V <sub>CC</sub> = MAX,	Vi = 0			- 0.7	1.4		0,7	1.4	mA	
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			1,8	3.3		1.8	3,3	mΑ	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPLH	A, BorC	Y	$R_L = 2 k\Omega$ , $C_L = 15 pF$	17	32	ńs
<sup>t</sup> PHL				15	28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN5412J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SN7412N	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SN7412N	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SN74LS12D	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS12D	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS12DR	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS12DR	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS12N	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SN74LS12N	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SN74LS12N3	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SN74LS12N3	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
SNJ5412J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SNJ5412J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SNJ5412W	OBSOLETE	CFP	W	14	TBD	Call TI	Call TI
SNJ5412W	OBSOLETE	CFP	W	14	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated