

Rochester Electronics[®]

SN54167, SN74167

Synchronous Decade Rate Multipliers

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These decade counters feature buffered clock, clear, enable and set-to-nine inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

DECEMBER 1972 - REVISED MARCH 1988

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency . . . 32 MHz

description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These decade counters feature buffered clock, clear, enable and set-to-nine inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.

The counter is enabled when the clear, strobe set-to-nine, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 10, le.:

$$f_{out} = \frac{M \cdot f_{in}}{10}$$

where: $M = B3 \cdot 2^3 + B2 \cdot 2^2 + B1 \cdot 2^1 + B0 \cdot 2^0$ for decimal zero through nine.

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform two-decade rate multiplication (0-99), the enable output is connected to the enable and

SN54167 . . . J OR W PACKAGE SN74167 ... N PACKAGE (TOP VIEW) NC 1 16 VCC B2 B1 15 B3 🗍 3 80 14 🗌 SET-TO-9 4 13 🗌 CLR Z ∏5 12 UNITY/CAS Υ П6 11 [] ENin ENout 07 10 🗌 STRB GND 8 CLK 9

NC-No internal connection

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output. For longer words, see typical application data, Figure 1.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

All of the Inputs of these counters are diode-clamped, and each input, except the clock input, represents one normalized Series 54/74 load. The buffered clock input, used with the strobe gate, is only two Series 54/74 loads. Full fan-out to 10 Series 54/74 loads is available from each of the output. These devices are completely compatible with most TTL and DTL families. Typical dissipation is 270 milliwatts. The SN54167 is characterized for operation over the full military temperature range of -55 °C to 125 °C, and the SN74167 is characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Toxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



ITL Devices

SN54167, SN74167 Synchronous decade rate multipliers

	INPUTS								OUTPUTS							
					DAT				LOGIC LEV		EVEL OR DF PULSES					
		STROBE	R3	B2	81	с В0	CLOCK PULSES	CASCADE	Y	z	ENABLE	NOTES				
	Y	н	x	X	<u>x</u>	x	x	н	L	н	н	В				
	$\frac{2}{1}$	1	L.	<u> </u>	L	L	10	н	L	н	1	С				
1	-			L	L	н	10	н	1	1	1	с				
-		L L	E	Ĺ	н	L	10	н	2	2	1	с				
	-		Ιī.	L	н	н	10	н	3	3	1	с				
1	1	L L	L	н	L	L	10	н	4	4	1	С				
1			L	н	L	н	10	н	5	5	1	C				
1			L	н	н	L	10	н	6	6	1	С				
1		- -		н	н	н	10	н	7	7	1	С				
	1	-	н	L	L	L	10	н	8	8	1	С				
1		Ē	н	L	L	н	10	н	9	9	1	c				
		L	н	L	н	L	10	н	8	8	1	C, D				
-		ι	н	L	н	н	10	н	9	9	1	C, D				
-		L L	н	н	L	L	10	н	8	8	1	C, D				
- L	Ĩ		н	н	L	н	10	н	9	9	1	С, D				
- L		L	н	н	н	L	10	н	8	8	1	C, D				
- L		L	н	н	н	н	10	н	9	9	1	C, D				
			н	Ļ	L	н	10	L	н	9	1	E				

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.

B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.

D. These input conditions exceed the range of the decimal rate inputs.

E. Unity/cascade can be used to inhibit output Y.

schematics of inputs and outputs







SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

logic diagram (positive logic)





TTL Devices

SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

																								7 V
Supply voltage, VCC (see Note 1)	• • • •	•	•	•	•	·	·	•	•	•													5.	5 V
Input voltage	SN54167		÷	:	:	:	:	:		:	:	:			:	:							-55°C to 12	5°C
Operating free-air temperature range.	SN74167																	•				·	. 0°C to 7	0°C
Storage temperature range			•	·	·	·	·	•	•	•	·	•	•	•	•	•	·	·	·	·	·		-65°C to 15	0°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			S	N54167		1 1		
		MIN	NO	M MAX	MIN	NOM	MAX	UNIT
Supply voltage Vcc		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
I ow-level output current. IOL				16	L		16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock pulse, tw(clock)		20			20			ns
Width of clear pulse, tw(clear)		15			15		·	ns
Width of set-to-nine pulse tw(set-to-9)		15			15			ns
Enable setup time, t _{su} : From positive-going transition of clock pulse	(See Note 2)	25			25			ns
From negative-going transition of previous clock pulse		0		tw(clock)-10	0		tw(clock)-10	ns ns
Enable hold time, th: From positive-going transition of clock pulse	(See Note 2)	0		^t w(clock)-10	20		tw(clock)-10) ns
From negative-going transition of previous clock pulse Operating free-air temperature, TA		-55	, ;	125	5 0)	70	°C

NOTE 2: tw(clock) is the interval in which the clock is high. tcp is the total clock cycle starting with a negative transition. See Figure 1 on SN5497, SN7497 data sheet.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CO	NDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
	PARAMETER							V
√ін	High-level input voltage		L				- 0.9	-
VIL	Low-level input voltage						0.0	<u>⊢v</u>
- <u>vi</u>	Input clamp voltage		VCC = MIN,	1 ₁ =12 mA			-1.5	L_
			V _{CC} = MIN,	VIH = 2 V,	24	3.4		v
VOH	High-level output voltage	V _{IL} = 0.8 V,	1 _{ОН} = —400 µА					
		VCC = MIN,	VIH = 2 V,		0.2	04	V	
VOL	Low-level output voltage	VIL = 0.8 V,	I _{OL} = 16 mA		0.2		Ŀ	
	Input current at maximum input voltage		VCC = MAX,	Vi = 5.5 V			1	mA
· I		clock input	1				80	. "A
чн	High-level input current	other inputs		vi = 2.4 v			40	<u> </u>
		clock inputs	+				-3.2	-
1	Low-level input current	other inputs	VCC = MAX,	V = 0.4 V			-1.6	7 """
		Ver - MAX		-18		-55	mA	
los	Short circuit output current 8		VCC - MAA			42		mA
Іссн	Supply current, output high		VCC = MAX,	See Note 3	·	43		1
licci	Supply current, output low		VCC = MAX,	See Note 4	·	65	- 99	_ mA

NOTES: 3. ICCH is measured with outputs open and all inputs low.

4. ICCL is measured with outputs open and all inputs high except the set-to-nine input which is low.

[†]For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

SNot more than one output should be shorted at a time.



÷.

PARAMETERS	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}				25	32		MHz
^t PLH	Enable	Enoble	1		13	20	1
^t PHL	Chable	Enable			14	21	ns
ΨLH	Stroba	7	1		12	18	
^t ₽HL	Strobe	2			15	23	ns
^t PLH	Clock	v	1		26	39	
^t PHL	CIUCK	•			20	30	ns
ሞሬዘ	Clock	7	1		12	18	
ΦΗL		2			17	26	ns
^t PLH	Bata	7	1		9	14	
^t PHL	nale	2	CL = 15 pF,		6	10	ns
tPLH	Linity/Caseeda		$R_{L} = 400 \Omega_{c}$		9	14	
^t PHL	- Onity/Cascade	T	See Note 5		6	10	ns
^t PLH	Straha	×	1		19	30	
^t PHL	Strobe	T			22	33	ns
^t PLH	Clock	Eastela	1		19	30	
tPHL	CIOCK	EndDie			22	33	ns
ΦLΗ	Clear	Y	1		24	36	
tPHL.	Clear	Z	1		15	23	ns
¢PHL	Set-to-9	Enable	1		18	27	ns
^t PLH	Any Bate Input	× –	1		15	23	
tPHL					15	23	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

TTL Devices **2**

[†]f_{max} is maximum clock frequency.

tpLH is propagation delay time, low-to-high-level output.

tpHL is propagation delay time, high-to-low-level output

NOTE 5: Load circuit, voltage waveforms, and input conditions for measuring switching characteristics are the same as those for the SN5497 and SN7497.



SN54167, SN74167 Synchronous decade rate multipliers



